12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061 |
- /*
- * Renesas R-Car System Controller
- *
- * Copyright (C) 2016 Glider bvba
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- */
- #ifndef __SOC_RENESAS_RCAR_SYSC_H__
- #define __SOC_RENESAS_RCAR_SYSC_H__
- #include <linux/types.h>
- /*
- * Power Domain flags
- */
- #define PD_CPU BIT(0) /* Area contains main CPU core */
- #define PD_SCU BIT(1) /* Area contains SCU and L2 cache */
- #define PD_NO_CR BIT(2) /* Area lacks PWR{ON,OFF}CR registers */
- #define PD_BUSY BIT(3) /* Busy, for internal use only */
- #define PD_CPU_CR PD_CPU /* CPU area has CR (R-Car H1) */
- #define PD_CPU_NOCR PD_CPU | PD_NO_CR /* CPU area lacks CR (R-Car Gen2/3) */
- #define PD_ALWAYS_ON PD_NO_CR /* Always-on area */
- /*
- * Description of a Power Area
- */
- struct rcar_sysc_area {
- const char *name;
- u16 chan_offs; /* Offset of PWRSR register for this area */
- u8 chan_bit; /* Bit in PWR* (except for PWRUP in PWRSR) */
- u8 isr_bit; /* Bit in SYSCI*R */
- int parent; /* -1 if none */
- unsigned int flags; /* See PD_* */
- };
- /*
- * SoC-specific Power Area Description
- */
- struct rcar_sysc_info {
- const struct rcar_sysc_area *areas;
- unsigned int num_areas;
- };
- extern const struct rcar_sysc_info r8a7779_sysc_info;
- extern const struct rcar_sysc_info r8a7790_sysc_info;
- extern const struct rcar_sysc_info r8a7791_sysc_info;
- extern const struct rcar_sysc_info r8a7792_sysc_info;
- extern const struct rcar_sysc_info r8a7794_sysc_info;
- extern const struct rcar_sysc_info r8a7795_sysc_info;
- extern const struct rcar_sysc_info r8a7796_sysc_info;
- #endif /* __SOC_RENESAS_RCAR_SYSC_H__ */
|