btcoex.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490
  1. /*
  2. * Copyright (c) 2009-2011 Atheros Communications Inc.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for any
  5. * purpose with or without fee is hereby granted, provided that the above
  6. * copyright notice and this permission notice appear in all copies.
  7. *
  8. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
  9. * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
  10. * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
  11. * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
  12. * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
  13. * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
  14. * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
  15. */
  16. #include <linux/export.h>
  17. #include <linux/types.h>
  18. #include <linux/ath9k_platform.h>
  19. #include "hw.h"
  20. enum ath_bt_mode {
  21. ATH_BT_COEX_MODE_LEGACY, /* legacy rx_clear mode */
  22. ATH_BT_COEX_MODE_UNSLOTTED, /* untimed/unslotted mode */
  23. ATH_BT_COEX_MODE_SLOTTED, /* slotted mode */
  24. ATH_BT_COEX_MODE_DISABLED, /* coexistence disabled */
  25. };
  26. struct ath_btcoex_config {
  27. u8 bt_time_extend;
  28. bool bt_txstate_extend;
  29. bool bt_txframe_extend;
  30. enum ath_bt_mode bt_mode; /* coexistence mode */
  31. bool bt_quiet_collision;
  32. bool bt_rxclear_polarity; /* invert rx_clear as WLAN_ACTIVE*/
  33. u8 bt_priority_time;
  34. u8 bt_first_slot_time;
  35. bool bt_hold_rx_clear;
  36. u8 wl_active_time;
  37. u8 wl_qc_time;
  38. };
  39. static const u32 ar9003_wlan_weights[ATH_BTCOEX_STOMP_MAX]
  40. [AR9300_NUM_WLAN_WEIGHTS] = {
  41. { 0xfffffff0, 0xfffffff0, 0xfffffff0, 0xfffffff0 }, /* STOMP_ALL */
  42. { 0x88888880, 0x88888880, 0x88888880, 0x88888880 }, /* STOMP_LOW */
  43. { 0x00000000, 0x00000000, 0x00000000, 0x00000000 }, /* STOMP_NONE */
  44. };
  45. static const u32 mci_wlan_weights[ATH_BTCOEX_STOMP_MAX]
  46. [AR9300_NUM_WLAN_WEIGHTS] = {
  47. { 0x01017d01, 0x41414101, 0x41414101, 0x41414141 }, /* STOMP_ALL */
  48. { 0x01017d01, 0x3b3b3b01, 0x3b3b3b01, 0x3b3b3b3b }, /* STOMP_LOW */
  49. { 0x01017d01, 0x01010101, 0x01010101, 0x01010101 }, /* STOMP_NONE */
  50. { 0x01017d01, 0x013b0101, 0x3b3b0101, 0x3b3b013b }, /* STOMP_LOW_FTP */
  51. { 0xffffff01, 0xffffffff, 0xffffff01, 0xffffffff }, /* STOMP_AUDIO */
  52. };
  53. void ath9k_hw_init_btcoex_hw(struct ath_hw *ah, int qnum)
  54. {
  55. struct ath_btcoex_hw *btcoex_hw = &ah->btcoex_hw;
  56. const struct ath_btcoex_config ath_bt_config = {
  57. .bt_time_extend = 0,
  58. .bt_txstate_extend = true,
  59. .bt_txframe_extend = true,
  60. .bt_mode = ATH_BT_COEX_MODE_SLOTTED,
  61. .bt_quiet_collision = true,
  62. .bt_rxclear_polarity = true,
  63. .bt_priority_time = 2,
  64. .bt_first_slot_time = 5,
  65. .bt_hold_rx_clear = true,
  66. .wl_active_time = 0x20,
  67. .wl_qc_time = 0x20,
  68. };
  69. bool rxclear_polarity = ath_bt_config.bt_rxclear_polarity;
  70. u8 time_extend = ath_bt_config.bt_time_extend;
  71. u8 first_slot_time = ath_bt_config.bt_first_slot_time;
  72. if (AR_SREV_9300_20_OR_LATER(ah))
  73. rxclear_polarity = !ath_bt_config.bt_rxclear_polarity;
  74. if (AR_SREV_SOC(ah)) {
  75. first_slot_time = 0x1d;
  76. time_extend = 0xa;
  77. btcoex_hw->bt_coex_mode3 =
  78. SM(ath_bt_config.wl_active_time, AR_BT_WL_ACTIVE_TIME) |
  79. SM(ath_bt_config.wl_qc_time, AR_BT_WL_QC_TIME);
  80. btcoex_hw->bt_coex_mode2 =
  81. AR_BT_PROTECT_BT_AFTER_WAKEUP |
  82. AR_BT_PHY_ERR_BT_COLL_ENABLE;
  83. }
  84. btcoex_hw->bt_coex_mode =
  85. (btcoex_hw->bt_coex_mode & AR_BT_QCU_THRESH) |
  86. SM(time_extend, AR_BT_TIME_EXTEND) |
  87. SM(ath_bt_config.bt_txstate_extend, AR_BT_TXSTATE_EXTEND) |
  88. SM(ath_bt_config.bt_txframe_extend, AR_BT_TX_FRAME_EXTEND) |
  89. SM(ath_bt_config.bt_mode, AR_BT_MODE) |
  90. SM(ath_bt_config.bt_quiet_collision, AR_BT_QUIET) |
  91. SM(rxclear_polarity, AR_BT_RX_CLEAR_POLARITY) |
  92. SM(ath_bt_config.bt_priority_time, AR_BT_PRIORITY_TIME) |
  93. SM(first_slot_time, AR_BT_FIRST_SLOT_TIME) |
  94. SM(qnum, AR_BT_QCU_THRESH);
  95. btcoex_hw->bt_coex_mode2 |=
  96. SM(ath_bt_config.bt_hold_rx_clear, AR_BT_HOLD_RX_CLEAR) |
  97. SM(ATH_BTCOEX_BMISS_THRESH, AR_BT_BCN_MISS_THRESH) |
  98. AR_BT_DISABLE_BT_ANT;
  99. }
  100. EXPORT_SYMBOL(ath9k_hw_init_btcoex_hw);
  101. static void ath9k_hw_btcoex_pin_init(struct ath_hw *ah, u8 wlanactive_gpio,
  102. u8 btactive_gpio, u8 btpriority_gpio)
  103. {
  104. struct ath_btcoex_hw *btcoex_hw = &ah->btcoex_hw;
  105. struct ath9k_platform_data *pdata = ah->dev->platform_data;
  106. if (btcoex_hw->scheme != ATH_BTCOEX_CFG_2WIRE &&
  107. btcoex_hw->scheme != ATH_BTCOEX_CFG_3WIRE)
  108. return;
  109. /* bt priority GPIO will be ignored by 2 wire scheme */
  110. if (pdata && (pdata->bt_active_pin || pdata->bt_priority_pin ||
  111. pdata->wlan_active_pin)) {
  112. btcoex_hw->btactive_gpio = pdata->bt_active_pin;
  113. btcoex_hw->wlanactive_gpio = pdata->wlan_active_pin;
  114. btcoex_hw->btpriority_gpio = pdata->bt_priority_pin;
  115. } else {
  116. btcoex_hw->btactive_gpio = btactive_gpio;
  117. btcoex_hw->wlanactive_gpio = wlanactive_gpio;
  118. btcoex_hw->btpriority_gpio = btpriority_gpio;
  119. }
  120. }
  121. void ath9k_hw_btcoex_init_scheme(struct ath_hw *ah)
  122. {
  123. struct ath_common *common = ath9k_hw_common(ah);
  124. struct ath_btcoex_hw *btcoex_hw = &ah->btcoex_hw;
  125. /*
  126. * Check if BTCOEX is globally disabled.
  127. */
  128. if (!common->btcoex_enabled) {
  129. btcoex_hw->scheme = ATH_BTCOEX_CFG_NONE;
  130. return;
  131. }
  132. if (ah->caps.hw_caps & ATH9K_HW_CAP_MCI) {
  133. btcoex_hw->scheme = ATH_BTCOEX_CFG_MCI;
  134. } else if (AR_SREV_9300_20_OR_LATER(ah)) {
  135. btcoex_hw->scheme = ATH_BTCOEX_CFG_3WIRE;
  136. ath9k_hw_btcoex_pin_init(ah, ATH_WLANACTIVE_GPIO_9300,
  137. ATH_BTACTIVE_GPIO_9300,
  138. ATH_BTPRIORITY_GPIO_9300);
  139. } else if (AR_SREV_9280_20_OR_LATER(ah)) {
  140. if (AR_SREV_9285(ah))
  141. btcoex_hw->scheme = ATH_BTCOEX_CFG_3WIRE;
  142. else
  143. btcoex_hw->scheme = ATH_BTCOEX_CFG_2WIRE;
  144. ath9k_hw_btcoex_pin_init(ah, ATH_WLANACTIVE_GPIO_9280,
  145. ATH_BTACTIVE_GPIO_9280,
  146. ATH_BTPRIORITY_GPIO_9285);
  147. }
  148. }
  149. EXPORT_SYMBOL(ath9k_hw_btcoex_init_scheme);
  150. void ath9k_hw_btcoex_init_2wire(struct ath_hw *ah)
  151. {
  152. struct ath_btcoex_hw *btcoex_hw = &ah->btcoex_hw;
  153. /* connect bt_active to baseband */
  154. REG_CLR_BIT(ah, AR_GPIO_INPUT_EN_VAL,
  155. (AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_DEF |
  156. AR_GPIO_INPUT_EN_VAL_BT_FREQUENCY_DEF));
  157. REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL,
  158. AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB);
  159. /* Set input mux for bt_active to gpio pin */
  160. if (!AR_SREV_SOC(ah))
  161. REG_RMW_FIELD(ah, AR_GPIO_INPUT_MUX1,
  162. AR_GPIO_INPUT_MUX1_BT_ACTIVE,
  163. btcoex_hw->btactive_gpio);
  164. /* Configure the desired gpio port for input */
  165. ath9k_hw_gpio_request_in(ah, btcoex_hw->btactive_gpio,
  166. "ath9k-btactive");
  167. }
  168. EXPORT_SYMBOL(ath9k_hw_btcoex_init_2wire);
  169. void ath9k_hw_btcoex_init_3wire(struct ath_hw *ah)
  170. {
  171. struct ath_btcoex_hw *btcoex_hw = &ah->btcoex_hw;
  172. /* btcoex 3-wire */
  173. REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL,
  174. (AR_GPIO_INPUT_EN_VAL_BT_PRIORITY_BB |
  175. AR_GPIO_INPUT_EN_VAL_BT_ACTIVE_BB));
  176. /* Set input mux for bt_prority_async and
  177. * bt_active_async to GPIO pins */
  178. if (!AR_SREV_SOC(ah)) {
  179. REG_RMW_FIELD(ah, AR_GPIO_INPUT_MUX1,
  180. AR_GPIO_INPUT_MUX1_BT_ACTIVE,
  181. btcoex_hw->btactive_gpio);
  182. REG_RMW_FIELD(ah, AR_GPIO_INPUT_MUX1,
  183. AR_GPIO_INPUT_MUX1_BT_PRIORITY,
  184. btcoex_hw->btpriority_gpio);
  185. }
  186. /* Configure the desired GPIO ports for input */
  187. ath9k_hw_gpio_request_in(ah, btcoex_hw->btactive_gpio,
  188. "ath9k-btactive");
  189. ath9k_hw_gpio_request_in(ah, btcoex_hw->btpriority_gpio,
  190. "ath9k-btpriority");
  191. }
  192. EXPORT_SYMBOL(ath9k_hw_btcoex_init_3wire);
  193. void ath9k_hw_btcoex_deinit(struct ath_hw *ah)
  194. {
  195. struct ath_btcoex_hw *btcoex_hw = &ah->btcoex_hw;
  196. ath9k_hw_gpio_free(ah, btcoex_hw->btactive_gpio);
  197. ath9k_hw_gpio_free(ah, btcoex_hw->btpriority_gpio);
  198. ath9k_hw_gpio_free(ah, btcoex_hw->wlanactive_gpio);
  199. }
  200. EXPORT_SYMBOL(ath9k_hw_btcoex_deinit);
  201. void ath9k_hw_btcoex_init_mci(struct ath_hw *ah)
  202. {
  203. ah->btcoex_hw.mci.ready = false;
  204. ah->btcoex_hw.mci.bt_state = 0;
  205. ah->btcoex_hw.mci.bt_ver_major = 3;
  206. ah->btcoex_hw.mci.bt_ver_minor = 0;
  207. ah->btcoex_hw.mci.bt_version_known = false;
  208. ah->btcoex_hw.mci.update_2g5g = true;
  209. ah->btcoex_hw.mci.is_2g = true;
  210. ah->btcoex_hw.mci.wlan_channels_update = false;
  211. ah->btcoex_hw.mci.wlan_channels[0] = 0x00000000;
  212. ah->btcoex_hw.mci.wlan_channels[1] = 0xffffffff;
  213. ah->btcoex_hw.mci.wlan_channels[2] = 0xffffffff;
  214. ah->btcoex_hw.mci.wlan_channels[3] = 0x7fffffff;
  215. ah->btcoex_hw.mci.query_bt = true;
  216. ah->btcoex_hw.mci.unhalt_bt_gpm = true;
  217. ah->btcoex_hw.mci.halted_bt_gpm = false;
  218. ah->btcoex_hw.mci.need_flush_btinfo = false;
  219. ah->btcoex_hw.mci.wlan_cal_seq = 0;
  220. ah->btcoex_hw.mci.wlan_cal_done = 0;
  221. ah->btcoex_hw.mci.config = (AR_SREV_9462(ah)) ? 0x2201 : 0xa4c1;
  222. }
  223. EXPORT_SYMBOL(ath9k_hw_btcoex_init_mci);
  224. static void ath9k_hw_btcoex_enable_2wire(struct ath_hw *ah)
  225. {
  226. struct ath_btcoex_hw *btcoex_hw = &ah->btcoex_hw;
  227. /* Configure the desired GPIO port for TX_FRAME output */
  228. ath9k_hw_gpio_request_out(ah, btcoex_hw->wlanactive_gpio,
  229. "ath9k-wlanactive",
  230. AR_GPIO_OUTPUT_MUX_AS_TX_FRAME);
  231. }
  232. /*
  233. * For AR9002, bt_weight/wlan_weight are used.
  234. * For AR9003 and above, stomp_type is used.
  235. */
  236. void ath9k_hw_btcoex_set_weight(struct ath_hw *ah,
  237. u32 bt_weight,
  238. u32 wlan_weight,
  239. enum ath_stomp_type stomp_type)
  240. {
  241. struct ath_btcoex_hw *btcoex_hw = &ah->btcoex_hw;
  242. struct ath9k_hw_mci *mci_hw = &ah->btcoex_hw.mci;
  243. u8 txprio_shift[] = { 24, 16, 16, 0 }; /* tx priority weight */
  244. bool concur_tx = (mci_hw->concur_tx && btcoex_hw->tx_prio[stomp_type]);
  245. const u32 *weight = ar9003_wlan_weights[stomp_type];
  246. int i;
  247. if (!AR_SREV_9300_20_OR_LATER(ah)) {
  248. btcoex_hw->bt_coex_weights =
  249. SM(bt_weight, AR_BTCOEX_BT_WGHT) |
  250. SM(wlan_weight, AR_BTCOEX_WL_WGHT);
  251. return;
  252. }
  253. if (AR_SREV_9462(ah) || AR_SREV_9565(ah)) {
  254. enum ath_stomp_type stype =
  255. ((stomp_type == ATH_BTCOEX_STOMP_LOW) &&
  256. btcoex_hw->mci.stomp_ftp) ?
  257. ATH_BTCOEX_STOMP_LOW_FTP : stomp_type;
  258. weight = mci_wlan_weights[stype];
  259. }
  260. for (i = 0; i < AR9300_NUM_WLAN_WEIGHTS; i++) {
  261. btcoex_hw->bt_weight[i] = AR9300_BT_WGHT;
  262. btcoex_hw->wlan_weight[i] = weight[i];
  263. if (concur_tx && i) {
  264. btcoex_hw->wlan_weight[i] &=
  265. ~(0xff << txprio_shift[i-1]);
  266. btcoex_hw->wlan_weight[i] |=
  267. (btcoex_hw->tx_prio[stomp_type] <<
  268. txprio_shift[i-1]);
  269. }
  270. }
  271. /* Last WLAN weight has to be adjusted wrt tx priority */
  272. if (concur_tx) {
  273. btcoex_hw->wlan_weight[i-1] &= ~(0xff << txprio_shift[i-1]);
  274. btcoex_hw->wlan_weight[i-1] |= (btcoex_hw->tx_prio[stomp_type]
  275. << txprio_shift[i-1]);
  276. }
  277. }
  278. EXPORT_SYMBOL(ath9k_hw_btcoex_set_weight);
  279. static void ath9k_hw_btcoex_enable_3wire(struct ath_hw *ah)
  280. {
  281. struct ath_btcoex_hw *btcoex = &ah->btcoex_hw;
  282. u32 val;
  283. int i;
  284. /*
  285. * Program coex mode and weight registers to
  286. * enable coex 3-wire
  287. */
  288. if (AR_SREV_SOC(ah))
  289. REG_CLR_BIT(ah, AR_BT_COEX_MODE2, AR_BT_PHY_ERR_BT_COLL_ENABLE);
  290. REG_WRITE(ah, AR_BT_COEX_MODE, btcoex->bt_coex_mode);
  291. REG_WRITE(ah, AR_BT_COEX_MODE2, btcoex->bt_coex_mode2);
  292. if (AR_SREV_SOC(ah))
  293. REG_WRITE(ah, AR_BT_COEX_MODE3, btcoex->bt_coex_mode3);
  294. if (AR_SREV_9300_20_OR_LATER(ah)) {
  295. REG_WRITE(ah, AR_BT_COEX_WL_WEIGHTS0, btcoex->wlan_weight[0]);
  296. REG_WRITE(ah, AR_BT_COEX_WL_WEIGHTS1, btcoex->wlan_weight[1]);
  297. for (i = 0; i < AR9300_NUM_BT_WEIGHTS; i++)
  298. REG_WRITE(ah, AR_BT_COEX_BT_WEIGHTS(i),
  299. btcoex->bt_weight[i]);
  300. } else
  301. REG_WRITE(ah, AR_BT_COEX_WEIGHT, btcoex->bt_coex_weights);
  302. if (AR_SREV_9271(ah)) {
  303. val = REG_READ(ah, 0x50040);
  304. val &= 0xFFFFFEFF;
  305. REG_WRITE(ah, 0x50040, val);
  306. }
  307. REG_RMW_FIELD(ah, AR_QUIET1, AR_QUIET1_QUIET_ACK_CTS_ENABLE, 1);
  308. REG_RMW_FIELD(ah, AR_PCU_MISC, AR_PCU_BT_ANT_PREVENT_RX, 0);
  309. ath9k_hw_gpio_request_out(ah, btcoex->wlanactive_gpio,
  310. "ath9k-wlanactive",
  311. AR_GPIO_OUTPUT_MUX_AS_RX_CLEAR_EXTERNAL);
  312. }
  313. static void ath9k_hw_btcoex_enable_mci(struct ath_hw *ah)
  314. {
  315. struct ath_btcoex_hw *btcoex = &ah->btcoex_hw;
  316. int i;
  317. for (i = 0; i < AR9300_NUM_BT_WEIGHTS; i++)
  318. REG_WRITE(ah, AR_MCI_COEX_WL_WEIGHTS(i),
  319. btcoex->wlan_weight[i]);
  320. REG_RMW_FIELD(ah, AR_QUIET1, AR_QUIET1_QUIET_ACK_CTS_ENABLE, 1);
  321. btcoex->enabled = true;
  322. }
  323. static void ath9k_hw_btcoex_disable_mci(struct ath_hw *ah)
  324. {
  325. struct ath_btcoex_hw *btcoex_hw = &ah->btcoex_hw;
  326. int i;
  327. ath9k_hw_btcoex_bt_stomp(ah, ATH_BTCOEX_STOMP_NONE);
  328. for (i = 0; i < AR9300_NUM_BT_WEIGHTS; i++)
  329. REG_WRITE(ah, AR_MCI_COEX_WL_WEIGHTS(i),
  330. btcoex_hw->wlan_weight[i]);
  331. }
  332. void ath9k_hw_btcoex_enable(struct ath_hw *ah)
  333. {
  334. struct ath_btcoex_hw *btcoex_hw = &ah->btcoex_hw;
  335. switch (ath9k_hw_get_btcoex_scheme(ah)) {
  336. case ATH_BTCOEX_CFG_NONE:
  337. return;
  338. case ATH_BTCOEX_CFG_2WIRE:
  339. ath9k_hw_btcoex_enable_2wire(ah);
  340. break;
  341. case ATH_BTCOEX_CFG_3WIRE:
  342. ath9k_hw_btcoex_enable_3wire(ah);
  343. break;
  344. case ATH_BTCOEX_CFG_MCI:
  345. ath9k_hw_btcoex_enable_mci(ah);
  346. break;
  347. }
  348. if (ath9k_hw_get_btcoex_scheme(ah) != ATH_BTCOEX_CFG_MCI &&
  349. !AR_SREV_SOC(ah)) {
  350. REG_RMW(ah, AR_GPIO_PDPU,
  351. (0x2 << (btcoex_hw->btactive_gpio * 2)),
  352. (0x3 << (btcoex_hw->btactive_gpio * 2)));
  353. }
  354. ah->btcoex_hw.enabled = true;
  355. }
  356. EXPORT_SYMBOL(ath9k_hw_btcoex_enable);
  357. void ath9k_hw_btcoex_disable(struct ath_hw *ah)
  358. {
  359. struct ath_btcoex_hw *btcoex_hw = &ah->btcoex_hw;
  360. int i;
  361. btcoex_hw->enabled = false;
  362. if (ath9k_hw_get_btcoex_scheme(ah) == ATH_BTCOEX_CFG_MCI) {
  363. ath9k_hw_btcoex_disable_mci(ah);
  364. return;
  365. }
  366. if (!AR_SREV_9300_20_OR_LATER(ah))
  367. ath9k_hw_set_gpio(ah, btcoex_hw->wlanactive_gpio, 0);
  368. ath9k_hw_gpio_request_out(ah, btcoex_hw->wlanactive_gpio,
  369. NULL, AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
  370. if (btcoex_hw->scheme == ATH_BTCOEX_CFG_3WIRE) {
  371. REG_WRITE(ah, AR_BT_COEX_MODE, AR_BT_QUIET | AR_BT_MODE);
  372. REG_WRITE(ah, AR_BT_COEX_MODE2, 0);
  373. if (AR_SREV_9300_20_OR_LATER(ah)) {
  374. REG_WRITE(ah, AR_BT_COEX_WL_WEIGHTS0, 0);
  375. REG_WRITE(ah, AR_BT_COEX_WL_WEIGHTS1, 0);
  376. for (i = 0; i < AR9300_NUM_BT_WEIGHTS; i++)
  377. REG_WRITE(ah, AR_BT_COEX_BT_WEIGHTS(i), 0);
  378. } else
  379. REG_WRITE(ah, AR_BT_COEX_WEIGHT, 0);
  380. }
  381. }
  382. EXPORT_SYMBOL(ath9k_hw_btcoex_disable);
  383. /*
  384. * Configures appropriate weight based on stomp type.
  385. */
  386. void ath9k_hw_btcoex_bt_stomp(struct ath_hw *ah,
  387. enum ath_stomp_type stomp_type)
  388. {
  389. if (AR_SREV_9300_20_OR_LATER(ah)) {
  390. ath9k_hw_btcoex_set_weight(ah, 0, 0, stomp_type);
  391. return;
  392. }
  393. switch (stomp_type) {
  394. case ATH_BTCOEX_STOMP_ALL:
  395. ath9k_hw_btcoex_set_weight(ah, AR_BT_COEX_WGHT,
  396. AR_STOMP_ALL_WLAN_WGHT, 0);
  397. break;
  398. case ATH_BTCOEX_STOMP_LOW:
  399. ath9k_hw_btcoex_set_weight(ah, AR_BT_COEX_WGHT,
  400. AR_STOMP_LOW_WLAN_WGHT, 0);
  401. break;
  402. case ATH_BTCOEX_STOMP_NONE:
  403. ath9k_hw_btcoex_set_weight(ah, AR_BT_COEX_WGHT,
  404. AR_STOMP_NONE_WLAN_WGHT, 0);
  405. break;
  406. default:
  407. ath_dbg(ath9k_hw_common(ah), BTCOEX, "Invalid Stomptype\n");
  408. break;
  409. }
  410. }
  411. EXPORT_SYMBOL(ath9k_hw_btcoex_bt_stomp);
  412. void ath9k_hw_btcoex_set_concur_txprio(struct ath_hw *ah, u8 *stomp_txprio)
  413. {
  414. struct ath_btcoex_hw *btcoex = &ah->btcoex_hw;
  415. int i;
  416. for (i = 0; i < ATH_BTCOEX_STOMP_MAX; i++)
  417. btcoex->tx_prio[i] = stomp_txprio[i];
  418. }
  419. EXPORT_SYMBOL(ath9k_hw_btcoex_set_concur_txprio);