lmc_main.c 61 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118
  1. /*
  2. * Copyright (c) 1997-2000 LAN Media Corporation (LMC)
  3. * All rights reserved. www.lanmedia.com
  4. * Generic HDLC port Copyright (C) 2008 Krzysztof Halasa <khc@pm.waw.pl>
  5. *
  6. * This code is written by:
  7. * Andrew Stanley-Jones (asj@cban.com)
  8. * Rob Braun (bbraun@vix.com),
  9. * Michael Graff (explorer@vix.com) and
  10. * Matt Thomas (matt@3am-software.com).
  11. *
  12. * With Help By:
  13. * David Boggs
  14. * Ron Crane
  15. * Alan Cox
  16. *
  17. * This software may be used and distributed according to the terms
  18. * of the GNU General Public License version 2, incorporated herein by reference.
  19. *
  20. * Driver for the LanMedia LMC5200, LMC5245, LMC1000, LMC1200 cards.
  21. *
  22. * To control link specific options lmcctl is required.
  23. * It can be obtained from ftp.lanmedia.com.
  24. *
  25. * Linux driver notes:
  26. * Linux uses the device struct lmc_private to pass private information
  27. * around.
  28. *
  29. * The initialization portion of this driver (the lmc_reset() and the
  30. * lmc_dec_reset() functions, as well as the led controls and the
  31. * lmc_initcsrs() functions.
  32. *
  33. * The watchdog function runs every second and checks to see if
  34. * we still have link, and that the timing source is what we expected
  35. * it to be. If link is lost, the interface is marked down, and
  36. * we no longer can transmit.
  37. *
  38. */
  39. #include <linux/kernel.h>
  40. #include <linux/module.h>
  41. #include <linux/string.h>
  42. #include <linux/timer.h>
  43. #include <linux/ptrace.h>
  44. #include <linux/errno.h>
  45. #include <linux/ioport.h>
  46. #include <linux/slab.h>
  47. #include <linux/interrupt.h>
  48. #include <linux/pci.h>
  49. #include <linux/delay.h>
  50. #include <linux/hdlc.h>
  51. #include <linux/in.h>
  52. #include <linux/if_arp.h>
  53. #include <linux/netdevice.h>
  54. #include <linux/etherdevice.h>
  55. #include <linux/skbuff.h>
  56. #include <linux/inet.h>
  57. #include <linux/bitops.h>
  58. #include <asm/processor.h> /* Processor type for cache alignment. */
  59. #include <asm/io.h>
  60. #include <asm/dma.h>
  61. #include <asm/uaccess.h>
  62. //#include <asm/spinlock.h>
  63. #define DRIVER_MAJOR_VERSION 1
  64. #define DRIVER_MINOR_VERSION 34
  65. #define DRIVER_SUB_VERSION 0
  66. #define DRIVER_VERSION ((DRIVER_MAJOR_VERSION << 8) + DRIVER_MINOR_VERSION)
  67. #include "lmc.h"
  68. #include "lmc_var.h"
  69. #include "lmc_ioctl.h"
  70. #include "lmc_debug.h"
  71. #include "lmc_proto.h"
  72. static int LMC_PKT_BUF_SZ = 1542;
  73. static const struct pci_device_id lmc_pci_tbl[] = {
  74. { PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_TULIP_FAST,
  75. PCI_VENDOR_ID_LMC, PCI_ANY_ID },
  76. { PCI_VENDOR_ID_DEC, PCI_DEVICE_ID_DEC_TULIP_FAST,
  77. PCI_ANY_ID, PCI_VENDOR_ID_LMC },
  78. { 0 }
  79. };
  80. MODULE_DEVICE_TABLE(pci, lmc_pci_tbl);
  81. MODULE_LICENSE("GPL v2");
  82. static netdev_tx_t lmc_start_xmit(struct sk_buff *skb,
  83. struct net_device *dev);
  84. static int lmc_rx (struct net_device *dev);
  85. static int lmc_open(struct net_device *dev);
  86. static int lmc_close(struct net_device *dev);
  87. static struct net_device_stats *lmc_get_stats(struct net_device *dev);
  88. static irqreturn_t lmc_interrupt(int irq, void *dev_instance);
  89. static void lmc_initcsrs(lmc_softc_t * const sc, lmc_csrptr_t csr_base, size_t csr_size);
  90. static void lmc_softreset(lmc_softc_t * const);
  91. static void lmc_running_reset(struct net_device *dev);
  92. static int lmc_ifdown(struct net_device * const);
  93. static void lmc_watchdog(unsigned long data);
  94. static void lmc_reset(lmc_softc_t * const sc);
  95. static void lmc_dec_reset(lmc_softc_t * const sc);
  96. static void lmc_driver_timeout(struct net_device *dev);
  97. /*
  98. * linux reserves 16 device specific IOCTLs. We call them
  99. * LMCIOC* to control various bits of our world.
  100. */
  101. int lmc_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd) /*fold00*/
  102. {
  103. lmc_softc_t *sc = dev_to_sc(dev);
  104. lmc_ctl_t ctl;
  105. int ret = -EOPNOTSUPP;
  106. u16 regVal;
  107. unsigned long flags;
  108. lmc_trace(dev, "lmc_ioctl in");
  109. /*
  110. * Most functions mess with the structure
  111. * Disable interrupts while we do the polling
  112. */
  113. switch (cmd) {
  114. /*
  115. * Return current driver state. Since we keep this up
  116. * To date internally, just copy this out to the user.
  117. */
  118. case LMCIOCGINFO: /*fold01*/
  119. if (copy_to_user(ifr->ifr_data, &sc->ictl, sizeof(lmc_ctl_t)))
  120. ret = -EFAULT;
  121. else
  122. ret = 0;
  123. break;
  124. case LMCIOCSINFO: /*fold01*/
  125. if (!capable(CAP_NET_ADMIN)) {
  126. ret = -EPERM;
  127. break;
  128. }
  129. if(dev->flags & IFF_UP){
  130. ret = -EBUSY;
  131. break;
  132. }
  133. if (copy_from_user(&ctl, ifr->ifr_data, sizeof(lmc_ctl_t))) {
  134. ret = -EFAULT;
  135. break;
  136. }
  137. spin_lock_irqsave(&sc->lmc_lock, flags);
  138. sc->lmc_media->set_status (sc, &ctl);
  139. if(ctl.crc_length != sc->ictl.crc_length) {
  140. sc->lmc_media->set_crc_length(sc, ctl.crc_length);
  141. if (sc->ictl.crc_length == LMC_CTL_CRC_LENGTH_16)
  142. sc->TxDescriptControlInit |= LMC_TDES_ADD_CRC_DISABLE;
  143. else
  144. sc->TxDescriptControlInit &= ~LMC_TDES_ADD_CRC_DISABLE;
  145. }
  146. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  147. ret = 0;
  148. break;
  149. case LMCIOCIFTYPE: /*fold01*/
  150. {
  151. u16 old_type = sc->if_type;
  152. u16 new_type;
  153. if (!capable(CAP_NET_ADMIN)) {
  154. ret = -EPERM;
  155. break;
  156. }
  157. if (copy_from_user(&new_type, ifr->ifr_data, sizeof(u16))) {
  158. ret = -EFAULT;
  159. break;
  160. }
  161. if (new_type == old_type)
  162. {
  163. ret = 0 ;
  164. break; /* no change */
  165. }
  166. spin_lock_irqsave(&sc->lmc_lock, flags);
  167. lmc_proto_close(sc);
  168. sc->if_type = new_type;
  169. lmc_proto_attach(sc);
  170. ret = lmc_proto_open(sc);
  171. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  172. break;
  173. }
  174. case LMCIOCGETXINFO: /*fold01*/
  175. spin_lock_irqsave(&sc->lmc_lock, flags);
  176. sc->lmc_xinfo.Magic0 = 0xBEEFCAFE;
  177. sc->lmc_xinfo.PciCardType = sc->lmc_cardtype;
  178. sc->lmc_xinfo.PciSlotNumber = 0;
  179. sc->lmc_xinfo.DriverMajorVersion = DRIVER_MAJOR_VERSION;
  180. sc->lmc_xinfo.DriverMinorVersion = DRIVER_MINOR_VERSION;
  181. sc->lmc_xinfo.DriverSubVersion = DRIVER_SUB_VERSION;
  182. sc->lmc_xinfo.XilinxRevisionNumber =
  183. lmc_mii_readreg (sc, 0, 3) & 0xf;
  184. sc->lmc_xinfo.MaxFrameSize = LMC_PKT_BUF_SZ;
  185. sc->lmc_xinfo.link_status = sc->lmc_media->get_link_status (sc);
  186. sc->lmc_xinfo.mii_reg16 = lmc_mii_readreg (sc, 0, 16);
  187. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  188. sc->lmc_xinfo.Magic1 = 0xDEADBEEF;
  189. if (copy_to_user(ifr->ifr_data, &sc->lmc_xinfo,
  190. sizeof(struct lmc_xinfo)))
  191. ret = -EFAULT;
  192. else
  193. ret = 0;
  194. break;
  195. case LMCIOCGETLMCSTATS:
  196. spin_lock_irqsave(&sc->lmc_lock, flags);
  197. if (sc->lmc_cardtype == LMC_CARDTYPE_T1) {
  198. lmc_mii_writereg(sc, 0, 17, T1FRAMER_FERR_LSB);
  199. sc->extra_stats.framingBitErrorCount +=
  200. lmc_mii_readreg(sc, 0, 18) & 0xff;
  201. lmc_mii_writereg(sc, 0, 17, T1FRAMER_FERR_MSB);
  202. sc->extra_stats.framingBitErrorCount +=
  203. (lmc_mii_readreg(sc, 0, 18) & 0xff) << 8;
  204. lmc_mii_writereg(sc, 0, 17, T1FRAMER_LCV_LSB);
  205. sc->extra_stats.lineCodeViolationCount +=
  206. lmc_mii_readreg(sc, 0, 18) & 0xff;
  207. lmc_mii_writereg(sc, 0, 17, T1FRAMER_LCV_MSB);
  208. sc->extra_stats.lineCodeViolationCount +=
  209. (lmc_mii_readreg(sc, 0, 18) & 0xff) << 8;
  210. lmc_mii_writereg(sc, 0, 17, T1FRAMER_AERR);
  211. regVal = lmc_mii_readreg(sc, 0, 18) & 0xff;
  212. sc->extra_stats.lossOfFrameCount +=
  213. (regVal & T1FRAMER_LOF_MASK) >> 4;
  214. sc->extra_stats.changeOfFrameAlignmentCount +=
  215. (regVal & T1FRAMER_COFA_MASK) >> 2;
  216. sc->extra_stats.severelyErroredFrameCount +=
  217. regVal & T1FRAMER_SEF_MASK;
  218. }
  219. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  220. if (copy_to_user(ifr->ifr_data, &sc->lmc_device->stats,
  221. sizeof(sc->lmc_device->stats)) ||
  222. copy_to_user(ifr->ifr_data + sizeof(sc->lmc_device->stats),
  223. &sc->extra_stats, sizeof(sc->extra_stats)))
  224. ret = -EFAULT;
  225. else
  226. ret = 0;
  227. break;
  228. case LMCIOCCLEARLMCSTATS:
  229. if (!capable(CAP_NET_ADMIN)) {
  230. ret = -EPERM;
  231. break;
  232. }
  233. spin_lock_irqsave(&sc->lmc_lock, flags);
  234. memset(&sc->lmc_device->stats, 0, sizeof(sc->lmc_device->stats));
  235. memset(&sc->extra_stats, 0, sizeof(sc->extra_stats));
  236. sc->extra_stats.check = STATCHECK;
  237. sc->extra_stats.version_size = (DRIVER_VERSION << 16) +
  238. sizeof(sc->lmc_device->stats) + sizeof(sc->extra_stats);
  239. sc->extra_stats.lmc_cardtype = sc->lmc_cardtype;
  240. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  241. ret = 0;
  242. break;
  243. case LMCIOCSETCIRCUIT: /*fold01*/
  244. if (!capable(CAP_NET_ADMIN)){
  245. ret = -EPERM;
  246. break;
  247. }
  248. if(dev->flags & IFF_UP){
  249. ret = -EBUSY;
  250. break;
  251. }
  252. if (copy_from_user(&ctl, ifr->ifr_data, sizeof(lmc_ctl_t))) {
  253. ret = -EFAULT;
  254. break;
  255. }
  256. spin_lock_irqsave(&sc->lmc_lock, flags);
  257. sc->lmc_media->set_circuit_type(sc, ctl.circuit_type);
  258. sc->ictl.circuit_type = ctl.circuit_type;
  259. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  260. ret = 0;
  261. break;
  262. case LMCIOCRESET: /*fold01*/
  263. if (!capable(CAP_NET_ADMIN)){
  264. ret = -EPERM;
  265. break;
  266. }
  267. spin_lock_irqsave(&sc->lmc_lock, flags);
  268. /* Reset driver and bring back to current state */
  269. printk (" REG16 before reset +%04x\n", lmc_mii_readreg (sc, 0, 16));
  270. lmc_running_reset (dev);
  271. printk (" REG16 after reset +%04x\n", lmc_mii_readreg (sc, 0, 16));
  272. LMC_EVENT_LOG(LMC_EVENT_FORCEDRESET, LMC_CSR_READ (sc, csr_status), lmc_mii_readreg (sc, 0, 16));
  273. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  274. ret = 0;
  275. break;
  276. #ifdef DEBUG
  277. case LMCIOCDUMPEVENTLOG:
  278. if (copy_to_user(ifr->ifr_data, &lmcEventLogIndex, sizeof(u32))) {
  279. ret = -EFAULT;
  280. break;
  281. }
  282. if (copy_to_user(ifr->ifr_data + sizeof(u32), lmcEventLogBuf,
  283. sizeof(lmcEventLogBuf)))
  284. ret = -EFAULT;
  285. else
  286. ret = 0;
  287. break;
  288. #endif /* end ifdef _DBG_EVENTLOG */
  289. case LMCIOCT1CONTROL: /*fold01*/
  290. if (sc->lmc_cardtype != LMC_CARDTYPE_T1){
  291. ret = -EOPNOTSUPP;
  292. break;
  293. }
  294. break;
  295. case LMCIOCXILINX: /*fold01*/
  296. {
  297. struct lmc_xilinx_control xc; /*fold02*/
  298. if (!capable(CAP_NET_ADMIN)){
  299. ret = -EPERM;
  300. break;
  301. }
  302. /*
  303. * Stop the xwitter whlie we restart the hardware
  304. */
  305. netif_stop_queue(dev);
  306. if (copy_from_user(&xc, ifr->ifr_data, sizeof(struct lmc_xilinx_control))) {
  307. ret = -EFAULT;
  308. break;
  309. }
  310. switch(xc.command){
  311. case lmc_xilinx_reset: /*fold02*/
  312. {
  313. u16 mii;
  314. spin_lock_irqsave(&sc->lmc_lock, flags);
  315. mii = lmc_mii_readreg (sc, 0, 16);
  316. /*
  317. * Make all of them 0 and make input
  318. */
  319. lmc_gpio_mkinput(sc, 0xff);
  320. /*
  321. * make the reset output
  322. */
  323. lmc_gpio_mkoutput(sc, LMC_GEP_RESET);
  324. /*
  325. * RESET low to force configuration. This also forces
  326. * the transmitter clock to be internal, but we expect to reset
  327. * that later anyway.
  328. */
  329. sc->lmc_gpio &= ~LMC_GEP_RESET;
  330. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  331. /*
  332. * hold for more than 10 microseconds
  333. */
  334. udelay(50);
  335. sc->lmc_gpio |= LMC_GEP_RESET;
  336. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  337. /*
  338. * stop driving Xilinx-related signals
  339. */
  340. lmc_gpio_mkinput(sc, 0xff);
  341. /* Reset the frammer hardware */
  342. sc->lmc_media->set_link_status (sc, 1);
  343. sc->lmc_media->set_status (sc, NULL);
  344. // lmc_softreset(sc);
  345. {
  346. int i;
  347. for(i = 0; i < 5; i++){
  348. lmc_led_on(sc, LMC_DS3_LED0);
  349. mdelay(100);
  350. lmc_led_off(sc, LMC_DS3_LED0);
  351. lmc_led_on(sc, LMC_DS3_LED1);
  352. mdelay(100);
  353. lmc_led_off(sc, LMC_DS3_LED1);
  354. lmc_led_on(sc, LMC_DS3_LED3);
  355. mdelay(100);
  356. lmc_led_off(sc, LMC_DS3_LED3);
  357. lmc_led_on(sc, LMC_DS3_LED2);
  358. mdelay(100);
  359. lmc_led_off(sc, LMC_DS3_LED2);
  360. }
  361. }
  362. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  363. ret = 0x0;
  364. }
  365. break;
  366. case lmc_xilinx_load_prom: /*fold02*/
  367. {
  368. u16 mii;
  369. int timeout = 500000;
  370. spin_lock_irqsave(&sc->lmc_lock, flags);
  371. mii = lmc_mii_readreg (sc, 0, 16);
  372. /*
  373. * Make all of them 0 and make input
  374. */
  375. lmc_gpio_mkinput(sc, 0xff);
  376. /*
  377. * make the reset output
  378. */
  379. lmc_gpio_mkoutput(sc, LMC_GEP_DP | LMC_GEP_RESET);
  380. /*
  381. * RESET low to force configuration. This also forces
  382. * the transmitter clock to be internal, but we expect to reset
  383. * that later anyway.
  384. */
  385. sc->lmc_gpio &= ~(LMC_GEP_RESET | LMC_GEP_DP);
  386. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  387. /*
  388. * hold for more than 10 microseconds
  389. */
  390. udelay(50);
  391. sc->lmc_gpio |= LMC_GEP_DP | LMC_GEP_RESET;
  392. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  393. /*
  394. * busy wait for the chip to reset
  395. */
  396. while( (LMC_CSR_READ(sc, csr_gp) & LMC_GEP_INIT) == 0 &&
  397. (timeout-- > 0))
  398. cpu_relax();
  399. /*
  400. * stop driving Xilinx-related signals
  401. */
  402. lmc_gpio_mkinput(sc, 0xff);
  403. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  404. ret = 0x0;
  405. break;
  406. }
  407. case lmc_xilinx_load: /*fold02*/
  408. {
  409. char *data;
  410. int pos;
  411. int timeout = 500000;
  412. if (!xc.data) {
  413. ret = -EINVAL;
  414. break;
  415. }
  416. data = kmalloc(xc.len, GFP_KERNEL);
  417. if (!data) {
  418. ret = -ENOMEM;
  419. break;
  420. }
  421. if(copy_from_user(data, xc.data, xc.len))
  422. {
  423. kfree(data);
  424. ret = -ENOMEM;
  425. break;
  426. }
  427. printk("%s: Starting load of data Len: %d at 0x%p == 0x%p\n", dev->name, xc.len, xc.data, data);
  428. spin_lock_irqsave(&sc->lmc_lock, flags);
  429. lmc_gpio_mkinput(sc, 0xff);
  430. /*
  431. * Clear the Xilinx and start prgramming from the DEC
  432. */
  433. /*
  434. * Set ouput as:
  435. * Reset: 0 (active)
  436. * DP: 0 (active)
  437. * Mode: 1
  438. *
  439. */
  440. sc->lmc_gpio = 0x00;
  441. sc->lmc_gpio &= ~LMC_GEP_DP;
  442. sc->lmc_gpio &= ~LMC_GEP_RESET;
  443. sc->lmc_gpio |= LMC_GEP_MODE;
  444. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  445. lmc_gpio_mkoutput(sc, LMC_GEP_MODE | LMC_GEP_DP | LMC_GEP_RESET);
  446. /*
  447. * Wait at least 10 us 20 to be safe
  448. */
  449. udelay(50);
  450. /*
  451. * Clear reset and activate programming lines
  452. * Reset: Input
  453. * DP: Input
  454. * Clock: Output
  455. * Data: Output
  456. * Mode: Output
  457. */
  458. lmc_gpio_mkinput(sc, LMC_GEP_DP | LMC_GEP_RESET);
  459. /*
  460. * Set LOAD, DATA, Clock to 1
  461. */
  462. sc->lmc_gpio = 0x00;
  463. sc->lmc_gpio |= LMC_GEP_MODE;
  464. sc->lmc_gpio |= LMC_GEP_DATA;
  465. sc->lmc_gpio |= LMC_GEP_CLK;
  466. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  467. lmc_gpio_mkoutput(sc, LMC_GEP_DATA | LMC_GEP_CLK | LMC_GEP_MODE );
  468. /*
  469. * busy wait for the chip to reset
  470. */
  471. while( (LMC_CSR_READ(sc, csr_gp) & LMC_GEP_INIT) == 0 &&
  472. (timeout-- > 0))
  473. cpu_relax();
  474. printk(KERN_DEBUG "%s: Waited %d for the Xilinx to clear it's memory\n", dev->name, 500000-timeout);
  475. for(pos = 0; pos < xc.len; pos++){
  476. switch(data[pos]){
  477. case 0:
  478. sc->lmc_gpio &= ~LMC_GEP_DATA; /* Data is 0 */
  479. break;
  480. case 1:
  481. sc->lmc_gpio |= LMC_GEP_DATA; /* Data is 1 */
  482. break;
  483. default:
  484. printk(KERN_WARNING "%s Bad data in xilinx programming data at %d, got %d wanted 0 or 1\n", dev->name, pos, data[pos]);
  485. sc->lmc_gpio |= LMC_GEP_DATA; /* Assume it's 1 */
  486. }
  487. sc->lmc_gpio &= ~LMC_GEP_CLK; /* Clock to zero */
  488. sc->lmc_gpio |= LMC_GEP_MODE;
  489. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  490. udelay(1);
  491. sc->lmc_gpio |= LMC_GEP_CLK; /* Put the clack back to one */
  492. sc->lmc_gpio |= LMC_GEP_MODE;
  493. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  494. udelay(1);
  495. }
  496. if((LMC_CSR_READ(sc, csr_gp) & LMC_GEP_INIT) == 0){
  497. printk(KERN_WARNING "%s: Reprogramming FAILED. Needs to be reprogrammed. (corrupted data)\n", dev->name);
  498. }
  499. else if((LMC_CSR_READ(sc, csr_gp) & LMC_GEP_DP) == 0){
  500. printk(KERN_WARNING "%s: Reprogramming FAILED. Needs to be reprogrammed. (done)\n", dev->name);
  501. }
  502. else {
  503. printk(KERN_DEBUG "%s: Done reprogramming Xilinx, %d bits, good luck!\n", dev->name, pos);
  504. }
  505. lmc_gpio_mkinput(sc, 0xff);
  506. sc->lmc_miireg16 |= LMC_MII16_FIFO_RESET;
  507. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  508. sc->lmc_miireg16 &= ~LMC_MII16_FIFO_RESET;
  509. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  510. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  511. kfree(data);
  512. ret = 0;
  513. break;
  514. }
  515. default: /*fold02*/
  516. ret = -EBADE;
  517. break;
  518. }
  519. netif_wake_queue(dev);
  520. sc->lmc_txfull = 0;
  521. }
  522. break;
  523. default: /*fold01*/
  524. /* If we don't know what to do, give the protocol a shot. */
  525. ret = lmc_proto_ioctl (sc, ifr, cmd);
  526. break;
  527. }
  528. lmc_trace(dev, "lmc_ioctl out");
  529. return ret;
  530. }
  531. /* the watchdog process that cruises around */
  532. static void lmc_watchdog (unsigned long data) /*fold00*/
  533. {
  534. struct net_device *dev = (struct net_device *)data;
  535. lmc_softc_t *sc = dev_to_sc(dev);
  536. int link_status;
  537. u32 ticks;
  538. unsigned long flags;
  539. lmc_trace(dev, "lmc_watchdog in");
  540. spin_lock_irqsave(&sc->lmc_lock, flags);
  541. if(sc->check != 0xBEAFCAFE){
  542. printk("LMC: Corrupt net_device struct, breaking out\n");
  543. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  544. return;
  545. }
  546. /* Make sure the tx jabber and rx watchdog are off,
  547. * and the transmit and receive processes are running.
  548. */
  549. LMC_CSR_WRITE (sc, csr_15, 0x00000011);
  550. sc->lmc_cmdmode |= TULIP_CMD_TXRUN | TULIP_CMD_RXRUN;
  551. LMC_CSR_WRITE (sc, csr_command, sc->lmc_cmdmode);
  552. if (sc->lmc_ok == 0)
  553. goto kick_timer;
  554. LMC_EVENT_LOG(LMC_EVENT_WATCHDOG, LMC_CSR_READ (sc, csr_status), lmc_mii_readreg (sc, 0, 16));
  555. /* --- begin time out check -----------------------------------
  556. * check for a transmit interrupt timeout
  557. * Has the packet xmt vs xmt serviced threshold been exceeded */
  558. if (sc->lmc_taint_tx == sc->lastlmc_taint_tx &&
  559. sc->lmc_device->stats.tx_packets > sc->lasttx_packets &&
  560. sc->tx_TimeoutInd == 0)
  561. {
  562. /* wait for the watchdog to come around again */
  563. sc->tx_TimeoutInd = 1;
  564. }
  565. else if (sc->lmc_taint_tx == sc->lastlmc_taint_tx &&
  566. sc->lmc_device->stats.tx_packets > sc->lasttx_packets &&
  567. sc->tx_TimeoutInd)
  568. {
  569. LMC_EVENT_LOG(LMC_EVENT_XMTINTTMO, LMC_CSR_READ (sc, csr_status), 0);
  570. sc->tx_TimeoutDisplay = 1;
  571. sc->extra_stats.tx_TimeoutCnt++;
  572. /* DEC chip is stuck, hit it with a RESET!!!! */
  573. lmc_running_reset (dev);
  574. /* look at receive & transmit process state to make sure they are running */
  575. LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ (sc, csr_status), 0);
  576. /* look at: DSR - 02 for Reg 16
  577. * CTS - 08
  578. * DCD - 10
  579. * RI - 20
  580. * for Reg 17
  581. */
  582. LMC_EVENT_LOG(LMC_EVENT_RESET2, lmc_mii_readreg (sc, 0, 16), lmc_mii_readreg (sc, 0, 17));
  583. /* reset the transmit timeout detection flag */
  584. sc->tx_TimeoutInd = 0;
  585. sc->lastlmc_taint_tx = sc->lmc_taint_tx;
  586. sc->lasttx_packets = sc->lmc_device->stats.tx_packets;
  587. } else {
  588. sc->tx_TimeoutInd = 0;
  589. sc->lastlmc_taint_tx = sc->lmc_taint_tx;
  590. sc->lasttx_packets = sc->lmc_device->stats.tx_packets;
  591. }
  592. /* --- end time out check ----------------------------------- */
  593. link_status = sc->lmc_media->get_link_status (sc);
  594. /*
  595. * hardware level link lost, but the interface is marked as up.
  596. * Mark it as down.
  597. */
  598. if ((link_status == 0) && (sc->last_link_status != 0)) {
  599. printk(KERN_WARNING "%s: hardware/physical link down\n", dev->name);
  600. sc->last_link_status = 0;
  601. /* lmc_reset (sc); Why reset??? The link can go down ok */
  602. /* Inform the world that link has been lost */
  603. netif_carrier_off(dev);
  604. }
  605. /*
  606. * hardware link is up, but the interface is marked as down.
  607. * Bring it back up again.
  608. */
  609. if (link_status != 0 && sc->last_link_status == 0) {
  610. printk(KERN_WARNING "%s: hardware/physical link up\n", dev->name);
  611. sc->last_link_status = 1;
  612. /* lmc_reset (sc); Again why reset??? */
  613. netif_carrier_on(dev);
  614. }
  615. /* Call media specific watchdog functions */
  616. sc->lmc_media->watchdog(sc);
  617. /*
  618. * Poke the transmitter to make sure it
  619. * never stops, even if we run out of mem
  620. */
  621. LMC_CSR_WRITE(sc, csr_rxpoll, 0);
  622. /*
  623. * Check for code that failed
  624. * and try and fix it as appropriate
  625. */
  626. if(sc->failed_ring == 1){
  627. /*
  628. * Failed to setup the recv/xmit rin
  629. * Try again
  630. */
  631. sc->failed_ring = 0;
  632. lmc_softreset(sc);
  633. }
  634. if(sc->failed_recv_alloc == 1){
  635. /*
  636. * We failed to alloc mem in the
  637. * interrupt handler, go through the rings
  638. * and rebuild them
  639. */
  640. sc->failed_recv_alloc = 0;
  641. lmc_softreset(sc);
  642. }
  643. /*
  644. * remember the timer value
  645. */
  646. kick_timer:
  647. ticks = LMC_CSR_READ (sc, csr_gp_timer);
  648. LMC_CSR_WRITE (sc, csr_gp_timer, 0xffffffffUL);
  649. sc->ictl.ticks = 0x0000ffff - (ticks & 0x0000ffff);
  650. /*
  651. * restart this timer.
  652. */
  653. sc->timer.expires = jiffies + (HZ);
  654. add_timer (&sc->timer);
  655. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  656. lmc_trace(dev, "lmc_watchdog out");
  657. }
  658. static int lmc_attach(struct net_device *dev, unsigned short encoding,
  659. unsigned short parity)
  660. {
  661. if (encoding == ENCODING_NRZ && parity == PARITY_CRC16_PR1_CCITT)
  662. return 0;
  663. return -EINVAL;
  664. }
  665. static const struct net_device_ops lmc_ops = {
  666. .ndo_open = lmc_open,
  667. .ndo_stop = lmc_close,
  668. .ndo_change_mtu = hdlc_change_mtu,
  669. .ndo_start_xmit = hdlc_start_xmit,
  670. .ndo_do_ioctl = lmc_ioctl,
  671. .ndo_tx_timeout = lmc_driver_timeout,
  672. .ndo_get_stats = lmc_get_stats,
  673. };
  674. static int lmc_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
  675. {
  676. lmc_softc_t *sc;
  677. struct net_device *dev;
  678. u16 subdevice;
  679. u16 AdapModelNum;
  680. int err;
  681. static int cards_found;
  682. /* lmc_trace(dev, "lmc_init_one in"); */
  683. err = pcim_enable_device(pdev);
  684. if (err) {
  685. printk(KERN_ERR "lmc: pci enable failed: %d\n", err);
  686. return err;
  687. }
  688. err = pci_request_regions(pdev, "lmc");
  689. if (err) {
  690. printk(KERN_ERR "lmc: pci_request_region failed\n");
  691. return err;
  692. }
  693. /*
  694. * Allocate our own device structure
  695. */
  696. sc = devm_kzalloc(&pdev->dev, sizeof(lmc_softc_t), GFP_KERNEL);
  697. if (!sc)
  698. return -ENOMEM;
  699. dev = alloc_hdlcdev(sc);
  700. if (!dev) {
  701. printk(KERN_ERR "lmc:alloc_netdev for device failed\n");
  702. return -ENOMEM;
  703. }
  704. dev->type = ARPHRD_HDLC;
  705. dev_to_hdlc(dev)->xmit = lmc_start_xmit;
  706. dev_to_hdlc(dev)->attach = lmc_attach;
  707. dev->netdev_ops = &lmc_ops;
  708. dev->watchdog_timeo = HZ; /* 1 second */
  709. dev->tx_queue_len = 100;
  710. sc->lmc_device = dev;
  711. sc->name = dev->name;
  712. sc->if_type = LMC_PPP;
  713. sc->check = 0xBEAFCAFE;
  714. dev->base_addr = pci_resource_start(pdev, 0);
  715. dev->irq = pdev->irq;
  716. pci_set_drvdata(pdev, dev);
  717. SET_NETDEV_DEV(dev, &pdev->dev);
  718. /*
  719. * This will get the protocol layer ready and do any 1 time init's
  720. * Must have a valid sc and dev structure
  721. */
  722. lmc_proto_attach(sc);
  723. /* Init the spin lock so can call it latter */
  724. spin_lock_init(&sc->lmc_lock);
  725. pci_set_master(pdev);
  726. printk(KERN_INFO "%s: detected at %lx, irq %d\n", dev->name,
  727. dev->base_addr, dev->irq);
  728. err = register_hdlc_device(dev);
  729. if (err) {
  730. printk(KERN_ERR "%s: register_netdev failed.\n", dev->name);
  731. free_netdev(dev);
  732. return err;
  733. }
  734. sc->lmc_cardtype = LMC_CARDTYPE_UNKNOWN;
  735. sc->lmc_timing = LMC_CTL_CLOCK_SOURCE_EXT;
  736. /*
  737. *
  738. * Check either the subvendor or the subdevice, some systems reverse
  739. * the setting in the bois, seems to be version and arch dependent?
  740. * Fix the error, exchange the two values
  741. */
  742. if ((subdevice = pdev->subsystem_device) == PCI_VENDOR_ID_LMC)
  743. subdevice = pdev->subsystem_vendor;
  744. switch (subdevice) {
  745. case PCI_DEVICE_ID_LMC_HSSI:
  746. printk(KERN_INFO "%s: LMC HSSI\n", dev->name);
  747. sc->lmc_cardtype = LMC_CARDTYPE_HSSI;
  748. sc->lmc_media = &lmc_hssi_media;
  749. break;
  750. case PCI_DEVICE_ID_LMC_DS3:
  751. printk(KERN_INFO "%s: LMC DS3\n", dev->name);
  752. sc->lmc_cardtype = LMC_CARDTYPE_DS3;
  753. sc->lmc_media = &lmc_ds3_media;
  754. break;
  755. case PCI_DEVICE_ID_LMC_SSI:
  756. printk(KERN_INFO "%s: LMC SSI\n", dev->name);
  757. sc->lmc_cardtype = LMC_CARDTYPE_SSI;
  758. sc->lmc_media = &lmc_ssi_media;
  759. break;
  760. case PCI_DEVICE_ID_LMC_T1:
  761. printk(KERN_INFO "%s: LMC T1\n", dev->name);
  762. sc->lmc_cardtype = LMC_CARDTYPE_T1;
  763. sc->lmc_media = &lmc_t1_media;
  764. break;
  765. default:
  766. printk(KERN_WARNING "%s: LMC UNKNOWN CARD!\n", dev->name);
  767. break;
  768. }
  769. lmc_initcsrs (sc, dev->base_addr, 8);
  770. lmc_gpio_mkinput (sc, 0xff);
  771. sc->lmc_gpio = 0; /* drive no signals yet */
  772. sc->lmc_media->defaults (sc);
  773. sc->lmc_media->set_link_status (sc, LMC_LINK_UP);
  774. /* verify that the PCI Sub System ID matches the Adapter Model number
  775. * from the MII register
  776. */
  777. AdapModelNum = (lmc_mii_readreg (sc, 0, 3) & 0x3f0) >> 4;
  778. if ((AdapModelNum != LMC_ADAP_T1 || /* detect LMC1200 */
  779. subdevice != PCI_DEVICE_ID_LMC_T1) &&
  780. (AdapModelNum != LMC_ADAP_SSI || /* detect LMC1000 */
  781. subdevice != PCI_DEVICE_ID_LMC_SSI) &&
  782. (AdapModelNum != LMC_ADAP_DS3 || /* detect LMC5245 */
  783. subdevice != PCI_DEVICE_ID_LMC_DS3) &&
  784. (AdapModelNum != LMC_ADAP_HSSI || /* detect LMC5200 */
  785. subdevice != PCI_DEVICE_ID_LMC_HSSI))
  786. printk(KERN_WARNING "%s: Model number (%d) miscompare for PCI"
  787. " Subsystem ID = 0x%04x\n",
  788. dev->name, AdapModelNum, subdevice);
  789. /*
  790. * reset clock
  791. */
  792. LMC_CSR_WRITE (sc, csr_gp_timer, 0xFFFFFFFFUL);
  793. sc->board_idx = cards_found++;
  794. sc->extra_stats.check = STATCHECK;
  795. sc->extra_stats.version_size = (DRIVER_VERSION << 16) +
  796. sizeof(sc->lmc_device->stats) + sizeof(sc->extra_stats);
  797. sc->extra_stats.lmc_cardtype = sc->lmc_cardtype;
  798. sc->lmc_ok = 0;
  799. sc->last_link_status = 0;
  800. lmc_trace(dev, "lmc_init_one out");
  801. return 0;
  802. }
  803. /*
  804. * Called from pci when removing module.
  805. */
  806. static void lmc_remove_one(struct pci_dev *pdev)
  807. {
  808. struct net_device *dev = pci_get_drvdata(pdev);
  809. if (dev) {
  810. printk(KERN_DEBUG "%s: removing...\n", dev->name);
  811. unregister_hdlc_device(dev);
  812. free_netdev(dev);
  813. }
  814. }
  815. /* After this is called, packets can be sent.
  816. * Does not initialize the addresses
  817. */
  818. static int lmc_open(struct net_device *dev)
  819. {
  820. lmc_softc_t *sc = dev_to_sc(dev);
  821. int err;
  822. lmc_trace(dev, "lmc_open in");
  823. lmc_led_on(sc, LMC_DS3_LED0);
  824. lmc_dec_reset(sc);
  825. lmc_reset(sc);
  826. LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ(sc, csr_status), 0);
  827. LMC_EVENT_LOG(LMC_EVENT_RESET2, lmc_mii_readreg(sc, 0, 16),
  828. lmc_mii_readreg(sc, 0, 17));
  829. if (sc->lmc_ok){
  830. lmc_trace(dev, "lmc_open lmc_ok out");
  831. return 0;
  832. }
  833. lmc_softreset (sc);
  834. /* Since we have to use PCI bus, this should work on x86,alpha,ppc */
  835. if (request_irq (dev->irq, lmc_interrupt, IRQF_SHARED, dev->name, dev)){
  836. printk(KERN_WARNING "%s: could not get irq: %d\n", dev->name, dev->irq);
  837. lmc_trace(dev, "lmc_open irq failed out");
  838. return -EAGAIN;
  839. }
  840. sc->got_irq = 1;
  841. /* Assert Terminal Active */
  842. sc->lmc_miireg16 |= LMC_MII16_LED_ALL;
  843. sc->lmc_media->set_link_status (sc, LMC_LINK_UP);
  844. /*
  845. * reset to last state.
  846. */
  847. sc->lmc_media->set_status (sc, NULL);
  848. /* setup default bits to be used in tulip_desc_t transmit descriptor
  849. * -baz */
  850. sc->TxDescriptControlInit = (
  851. LMC_TDES_INTERRUPT_ON_COMPLETION
  852. | LMC_TDES_FIRST_SEGMENT
  853. | LMC_TDES_LAST_SEGMENT
  854. | LMC_TDES_SECOND_ADDR_CHAINED
  855. | LMC_TDES_DISABLE_PADDING
  856. );
  857. if (sc->ictl.crc_length == LMC_CTL_CRC_LENGTH_16) {
  858. /* disable 32 bit CRC generated by ASIC */
  859. sc->TxDescriptControlInit |= LMC_TDES_ADD_CRC_DISABLE;
  860. }
  861. sc->lmc_media->set_crc_length(sc, sc->ictl.crc_length);
  862. /* Acknoledge the Terminal Active and light LEDs */
  863. /* dev->flags |= IFF_UP; */
  864. if ((err = lmc_proto_open(sc)) != 0)
  865. return err;
  866. netif_start_queue(dev);
  867. sc->extra_stats.tx_tbusy0++;
  868. /*
  869. * select what interrupts we want to get
  870. */
  871. sc->lmc_intrmask = 0;
  872. /* Should be using the default interrupt mask defined in the .h file. */
  873. sc->lmc_intrmask |= (TULIP_STS_NORMALINTR
  874. | TULIP_STS_RXINTR
  875. | TULIP_STS_TXINTR
  876. | TULIP_STS_ABNRMLINTR
  877. | TULIP_STS_SYSERROR
  878. | TULIP_STS_TXSTOPPED
  879. | TULIP_STS_TXUNDERFLOW
  880. | TULIP_STS_RXSTOPPED
  881. | TULIP_STS_RXNOBUF
  882. );
  883. LMC_CSR_WRITE (sc, csr_intr, sc->lmc_intrmask);
  884. sc->lmc_cmdmode |= TULIP_CMD_TXRUN;
  885. sc->lmc_cmdmode |= TULIP_CMD_RXRUN;
  886. LMC_CSR_WRITE (sc, csr_command, sc->lmc_cmdmode);
  887. sc->lmc_ok = 1; /* Run watchdog */
  888. /*
  889. * Set the if up now - pfb
  890. */
  891. sc->last_link_status = 1;
  892. /*
  893. * Setup a timer for the watchdog on probe, and start it running.
  894. * Since lmc_ok == 0, it will be a NOP for now.
  895. */
  896. init_timer (&sc->timer);
  897. sc->timer.expires = jiffies + HZ;
  898. sc->timer.data = (unsigned long) dev;
  899. sc->timer.function = lmc_watchdog;
  900. add_timer (&sc->timer);
  901. lmc_trace(dev, "lmc_open out");
  902. return 0;
  903. }
  904. /* Total reset to compensate for the AdTran DSU doing bad things
  905. * under heavy load
  906. */
  907. static void lmc_running_reset (struct net_device *dev) /*fold00*/
  908. {
  909. lmc_softc_t *sc = dev_to_sc(dev);
  910. lmc_trace(dev, "lmc_running_reset in");
  911. /* stop interrupts */
  912. /* Clear the interrupt mask */
  913. LMC_CSR_WRITE (sc, csr_intr, 0x00000000);
  914. lmc_dec_reset (sc);
  915. lmc_reset (sc);
  916. lmc_softreset (sc);
  917. /* sc->lmc_miireg16 |= LMC_MII16_LED_ALL; */
  918. sc->lmc_media->set_link_status (sc, 1);
  919. sc->lmc_media->set_status (sc, NULL);
  920. netif_wake_queue(dev);
  921. sc->lmc_txfull = 0;
  922. sc->extra_stats.tx_tbusy0++;
  923. sc->lmc_intrmask = TULIP_DEFAULT_INTR_MASK;
  924. LMC_CSR_WRITE (sc, csr_intr, sc->lmc_intrmask);
  925. sc->lmc_cmdmode |= (TULIP_CMD_TXRUN | TULIP_CMD_RXRUN);
  926. LMC_CSR_WRITE (sc, csr_command, sc->lmc_cmdmode);
  927. lmc_trace(dev, "lmc_runnin_reset_out");
  928. }
  929. /* This is what is called when you ifconfig down a device.
  930. * This disables the timer for the watchdog and keepalives,
  931. * and disables the irq for dev.
  932. */
  933. static int lmc_close(struct net_device *dev)
  934. {
  935. /* not calling release_region() as we should */
  936. lmc_softc_t *sc = dev_to_sc(dev);
  937. lmc_trace(dev, "lmc_close in");
  938. sc->lmc_ok = 0;
  939. sc->lmc_media->set_link_status (sc, 0);
  940. del_timer (&sc->timer);
  941. lmc_proto_close(sc);
  942. lmc_ifdown (dev);
  943. lmc_trace(dev, "lmc_close out");
  944. return 0;
  945. }
  946. /* Ends the transfer of packets */
  947. /* When the interface goes down, this is called */
  948. static int lmc_ifdown (struct net_device *dev) /*fold00*/
  949. {
  950. lmc_softc_t *sc = dev_to_sc(dev);
  951. u32 csr6;
  952. int i;
  953. lmc_trace(dev, "lmc_ifdown in");
  954. /* Don't let anything else go on right now */
  955. // dev->start = 0;
  956. netif_stop_queue(dev);
  957. sc->extra_stats.tx_tbusy1++;
  958. /* stop interrupts */
  959. /* Clear the interrupt mask */
  960. LMC_CSR_WRITE (sc, csr_intr, 0x00000000);
  961. /* Stop Tx and Rx on the chip */
  962. csr6 = LMC_CSR_READ (sc, csr_command);
  963. csr6 &= ~LMC_DEC_ST; /* Turn off the Transmission bit */
  964. csr6 &= ~LMC_DEC_SR; /* Turn off the Receive bit */
  965. LMC_CSR_WRITE (sc, csr_command, csr6);
  966. sc->lmc_device->stats.rx_missed_errors +=
  967. LMC_CSR_READ(sc, csr_missed_frames) & 0xffff;
  968. /* release the interrupt */
  969. if(sc->got_irq == 1){
  970. free_irq (dev->irq, dev);
  971. sc->got_irq = 0;
  972. }
  973. /* free skbuffs in the Rx queue */
  974. for (i = 0; i < LMC_RXDESCS; i++)
  975. {
  976. struct sk_buff *skb = sc->lmc_rxq[i];
  977. sc->lmc_rxq[i] = NULL;
  978. sc->lmc_rxring[i].status = 0;
  979. sc->lmc_rxring[i].length = 0;
  980. sc->lmc_rxring[i].buffer1 = 0xDEADBEEF;
  981. if (skb != NULL)
  982. dev_kfree_skb(skb);
  983. sc->lmc_rxq[i] = NULL;
  984. }
  985. for (i = 0; i < LMC_TXDESCS; i++)
  986. {
  987. if (sc->lmc_txq[i] != NULL)
  988. dev_kfree_skb(sc->lmc_txq[i]);
  989. sc->lmc_txq[i] = NULL;
  990. }
  991. lmc_led_off (sc, LMC_MII16_LED_ALL);
  992. netif_wake_queue(dev);
  993. sc->extra_stats.tx_tbusy0++;
  994. lmc_trace(dev, "lmc_ifdown out");
  995. return 0;
  996. }
  997. /* Interrupt handling routine. This will take an incoming packet, or clean
  998. * up after a trasmit.
  999. */
  1000. static irqreturn_t lmc_interrupt (int irq, void *dev_instance) /*fold00*/
  1001. {
  1002. struct net_device *dev = (struct net_device *) dev_instance;
  1003. lmc_softc_t *sc = dev_to_sc(dev);
  1004. u32 csr;
  1005. int i;
  1006. s32 stat;
  1007. unsigned int badtx;
  1008. u32 firstcsr;
  1009. int max_work = LMC_RXDESCS;
  1010. int handled = 0;
  1011. lmc_trace(dev, "lmc_interrupt in");
  1012. spin_lock(&sc->lmc_lock);
  1013. /*
  1014. * Read the csr to find what interrupts we have (if any)
  1015. */
  1016. csr = LMC_CSR_READ (sc, csr_status);
  1017. /*
  1018. * Make sure this is our interrupt
  1019. */
  1020. if ( ! (csr & sc->lmc_intrmask)) {
  1021. goto lmc_int_fail_out;
  1022. }
  1023. firstcsr = csr;
  1024. /* always go through this loop at least once */
  1025. while (csr & sc->lmc_intrmask) {
  1026. handled = 1;
  1027. /*
  1028. * Clear interrupt bits, we handle all case below
  1029. */
  1030. LMC_CSR_WRITE (sc, csr_status, csr);
  1031. /*
  1032. * One of
  1033. * - Transmit process timed out CSR5<1>
  1034. * - Transmit jabber timeout CSR5<3>
  1035. * - Transmit underflow CSR5<5>
  1036. * - Transmit Receiver buffer unavailable CSR5<7>
  1037. * - Receive process stopped CSR5<8>
  1038. * - Receive watchdog timeout CSR5<9>
  1039. * - Early transmit interrupt CSR5<10>
  1040. *
  1041. * Is this really right? Should we do a running reset for jabber?
  1042. * (being a WAN card and all)
  1043. */
  1044. if (csr & TULIP_STS_ABNRMLINTR){
  1045. lmc_running_reset (dev);
  1046. break;
  1047. }
  1048. if (csr & TULIP_STS_RXINTR){
  1049. lmc_trace(dev, "rx interrupt");
  1050. lmc_rx (dev);
  1051. }
  1052. if (csr & (TULIP_STS_TXINTR | TULIP_STS_TXNOBUF | TULIP_STS_TXSTOPPED)) {
  1053. int n_compl = 0 ;
  1054. /* reset the transmit timeout detection flag -baz */
  1055. sc->extra_stats.tx_NoCompleteCnt = 0;
  1056. badtx = sc->lmc_taint_tx;
  1057. i = badtx % LMC_TXDESCS;
  1058. while ((badtx < sc->lmc_next_tx)) {
  1059. stat = sc->lmc_txring[i].status;
  1060. LMC_EVENT_LOG (LMC_EVENT_XMTINT, stat,
  1061. sc->lmc_txring[i].length);
  1062. /*
  1063. * If bit 31 is 1 the tulip owns it break out of the loop
  1064. */
  1065. if (stat & 0x80000000)
  1066. break;
  1067. n_compl++ ; /* i.e., have an empty slot in ring */
  1068. /*
  1069. * If we have no skbuff or have cleared it
  1070. * Already continue to the next buffer
  1071. */
  1072. if (sc->lmc_txq[i] == NULL)
  1073. continue;
  1074. /*
  1075. * Check the total error summary to look for any errors
  1076. */
  1077. if (stat & 0x8000) {
  1078. sc->lmc_device->stats.tx_errors++;
  1079. if (stat & 0x4104)
  1080. sc->lmc_device->stats.tx_aborted_errors++;
  1081. if (stat & 0x0C00)
  1082. sc->lmc_device->stats.tx_carrier_errors++;
  1083. if (stat & 0x0200)
  1084. sc->lmc_device->stats.tx_window_errors++;
  1085. if (stat & 0x0002)
  1086. sc->lmc_device->stats.tx_fifo_errors++;
  1087. } else {
  1088. sc->lmc_device->stats.tx_bytes += sc->lmc_txring[i].length & 0x7ff;
  1089. sc->lmc_device->stats.tx_packets++;
  1090. }
  1091. // dev_kfree_skb(sc->lmc_txq[i]);
  1092. dev_kfree_skb_irq(sc->lmc_txq[i]);
  1093. sc->lmc_txq[i] = NULL;
  1094. badtx++;
  1095. i = badtx % LMC_TXDESCS;
  1096. }
  1097. if (sc->lmc_next_tx - badtx > LMC_TXDESCS)
  1098. {
  1099. printk ("%s: out of sync pointer\n", dev->name);
  1100. badtx += LMC_TXDESCS;
  1101. }
  1102. LMC_EVENT_LOG(LMC_EVENT_TBUSY0, n_compl, 0);
  1103. sc->lmc_txfull = 0;
  1104. netif_wake_queue(dev);
  1105. sc->extra_stats.tx_tbusy0++;
  1106. #ifdef DEBUG
  1107. sc->extra_stats.dirtyTx = badtx;
  1108. sc->extra_stats.lmc_next_tx = sc->lmc_next_tx;
  1109. sc->extra_stats.lmc_txfull = sc->lmc_txfull;
  1110. #endif
  1111. sc->lmc_taint_tx = badtx;
  1112. /*
  1113. * Why was there a break here???
  1114. */
  1115. } /* end handle transmit interrupt */
  1116. if (csr & TULIP_STS_SYSERROR) {
  1117. u32 error;
  1118. printk (KERN_WARNING "%s: system bus error csr: %#8.8x\n", dev->name, csr);
  1119. error = csr>>23 & 0x7;
  1120. switch(error){
  1121. case 0x000:
  1122. printk(KERN_WARNING "%s: Parity Fault (bad)\n", dev->name);
  1123. break;
  1124. case 0x001:
  1125. printk(KERN_WARNING "%s: Master Abort (naughty)\n", dev->name);
  1126. break;
  1127. case 0x010:
  1128. printk(KERN_WARNING "%s: Target Abort (not so naughty)\n", dev->name);
  1129. break;
  1130. default:
  1131. printk(KERN_WARNING "%s: This bus error code was supposed to be reserved!\n", dev->name);
  1132. }
  1133. lmc_dec_reset (sc);
  1134. lmc_reset (sc);
  1135. LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ (sc, csr_status), 0);
  1136. LMC_EVENT_LOG(LMC_EVENT_RESET2,
  1137. lmc_mii_readreg (sc, 0, 16),
  1138. lmc_mii_readreg (sc, 0, 17));
  1139. }
  1140. if(max_work-- <= 0)
  1141. break;
  1142. /*
  1143. * Get current csr status to make sure
  1144. * we've cleared all interrupts
  1145. */
  1146. csr = LMC_CSR_READ (sc, csr_status);
  1147. } /* end interrupt loop */
  1148. LMC_EVENT_LOG(LMC_EVENT_INT, firstcsr, csr);
  1149. lmc_int_fail_out:
  1150. spin_unlock(&sc->lmc_lock);
  1151. lmc_trace(dev, "lmc_interrupt out");
  1152. return IRQ_RETVAL(handled);
  1153. }
  1154. static netdev_tx_t lmc_start_xmit(struct sk_buff *skb,
  1155. struct net_device *dev)
  1156. {
  1157. lmc_softc_t *sc = dev_to_sc(dev);
  1158. u32 flag;
  1159. int entry;
  1160. unsigned long flags;
  1161. lmc_trace(dev, "lmc_start_xmit in");
  1162. spin_lock_irqsave(&sc->lmc_lock, flags);
  1163. /* normal path, tbusy known to be zero */
  1164. entry = sc->lmc_next_tx % LMC_TXDESCS;
  1165. sc->lmc_txq[entry] = skb;
  1166. sc->lmc_txring[entry].buffer1 = virt_to_bus (skb->data);
  1167. LMC_CONSOLE_LOG("xmit", skb->data, skb->len);
  1168. #ifndef GCOM
  1169. /* If the queue is less than half full, don't interrupt */
  1170. if (sc->lmc_next_tx - sc->lmc_taint_tx < LMC_TXDESCS / 2)
  1171. {
  1172. /* Do not interrupt on completion of this packet */
  1173. flag = 0x60000000;
  1174. netif_wake_queue(dev);
  1175. }
  1176. else if (sc->lmc_next_tx - sc->lmc_taint_tx == LMC_TXDESCS / 2)
  1177. {
  1178. /* This generates an interrupt on completion of this packet */
  1179. flag = 0xe0000000;
  1180. netif_wake_queue(dev);
  1181. }
  1182. else if (sc->lmc_next_tx - sc->lmc_taint_tx < LMC_TXDESCS - 1)
  1183. {
  1184. /* Do not interrupt on completion of this packet */
  1185. flag = 0x60000000;
  1186. netif_wake_queue(dev);
  1187. }
  1188. else
  1189. {
  1190. /* This generates an interrupt on completion of this packet */
  1191. flag = 0xe0000000;
  1192. sc->lmc_txfull = 1;
  1193. netif_stop_queue(dev);
  1194. }
  1195. #else
  1196. flag = LMC_TDES_INTERRUPT_ON_COMPLETION;
  1197. if (sc->lmc_next_tx - sc->lmc_taint_tx >= LMC_TXDESCS - 1)
  1198. { /* ring full, go busy */
  1199. sc->lmc_txfull = 1;
  1200. netif_stop_queue(dev);
  1201. sc->extra_stats.tx_tbusy1++;
  1202. LMC_EVENT_LOG(LMC_EVENT_TBUSY1, entry, 0);
  1203. }
  1204. #endif
  1205. if (entry == LMC_TXDESCS - 1) /* last descriptor in ring */
  1206. flag |= LMC_TDES_END_OF_RING; /* flag as such for Tulip */
  1207. /* don't pad small packets either */
  1208. flag = sc->lmc_txring[entry].length = (skb->len) | flag |
  1209. sc->TxDescriptControlInit;
  1210. /* set the transmit timeout flag to be checked in
  1211. * the watchdog timer handler. -baz
  1212. */
  1213. sc->extra_stats.tx_NoCompleteCnt++;
  1214. sc->lmc_next_tx++;
  1215. /* give ownership to the chip */
  1216. LMC_EVENT_LOG(LMC_EVENT_XMT, flag, entry);
  1217. sc->lmc_txring[entry].status = 0x80000000;
  1218. /* send now! */
  1219. LMC_CSR_WRITE (sc, csr_txpoll, 0);
  1220. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  1221. lmc_trace(dev, "lmc_start_xmit_out");
  1222. return NETDEV_TX_OK;
  1223. }
  1224. static int lmc_rx(struct net_device *dev)
  1225. {
  1226. lmc_softc_t *sc = dev_to_sc(dev);
  1227. int i;
  1228. int rx_work_limit = LMC_RXDESCS;
  1229. unsigned int next_rx;
  1230. int rxIntLoopCnt; /* debug -baz */
  1231. int localLengthErrCnt = 0;
  1232. long stat;
  1233. struct sk_buff *skb, *nsb;
  1234. u16 len;
  1235. lmc_trace(dev, "lmc_rx in");
  1236. lmc_led_on(sc, LMC_DS3_LED3);
  1237. rxIntLoopCnt = 0; /* debug -baz */
  1238. i = sc->lmc_next_rx % LMC_RXDESCS;
  1239. next_rx = sc->lmc_next_rx;
  1240. while (((stat = sc->lmc_rxring[i].status) & LMC_RDES_OWN_BIT) != DESC_OWNED_BY_DC21X4)
  1241. {
  1242. rxIntLoopCnt++; /* debug -baz */
  1243. len = ((stat & LMC_RDES_FRAME_LENGTH) >> RDES_FRAME_LENGTH_BIT_NUMBER);
  1244. if ((stat & 0x0300) != 0x0300) { /* Check first segment and last segment */
  1245. if ((stat & 0x0000ffff) != 0x7fff) {
  1246. /* Oversized frame */
  1247. sc->lmc_device->stats.rx_length_errors++;
  1248. goto skip_packet;
  1249. }
  1250. }
  1251. if (stat & 0x00000008) { /* Catch a dribbling bit error */
  1252. sc->lmc_device->stats.rx_errors++;
  1253. sc->lmc_device->stats.rx_frame_errors++;
  1254. goto skip_packet;
  1255. }
  1256. if (stat & 0x00000004) { /* Catch a CRC error by the Xilinx */
  1257. sc->lmc_device->stats.rx_errors++;
  1258. sc->lmc_device->stats.rx_crc_errors++;
  1259. goto skip_packet;
  1260. }
  1261. if (len > LMC_PKT_BUF_SZ) {
  1262. sc->lmc_device->stats.rx_length_errors++;
  1263. localLengthErrCnt++;
  1264. goto skip_packet;
  1265. }
  1266. if (len < sc->lmc_crcSize + 2) {
  1267. sc->lmc_device->stats.rx_length_errors++;
  1268. sc->extra_stats.rx_SmallPktCnt++;
  1269. localLengthErrCnt++;
  1270. goto skip_packet;
  1271. }
  1272. if(stat & 0x00004000){
  1273. printk(KERN_WARNING "%s: Receiver descriptor error, receiver out of sync?\n", dev->name);
  1274. }
  1275. len -= sc->lmc_crcSize;
  1276. skb = sc->lmc_rxq[i];
  1277. /*
  1278. * We ran out of memory at some point
  1279. * just allocate an skb buff and continue.
  1280. */
  1281. if (!skb) {
  1282. nsb = dev_alloc_skb (LMC_PKT_BUF_SZ + 2);
  1283. if (nsb) {
  1284. sc->lmc_rxq[i] = nsb;
  1285. nsb->dev = dev;
  1286. sc->lmc_rxring[i].buffer1 = virt_to_bus(skb_tail_pointer(nsb));
  1287. }
  1288. sc->failed_recv_alloc = 1;
  1289. goto skip_packet;
  1290. }
  1291. sc->lmc_device->stats.rx_packets++;
  1292. sc->lmc_device->stats.rx_bytes += len;
  1293. LMC_CONSOLE_LOG("recv", skb->data, len);
  1294. /*
  1295. * I'm not sure of the sanity of this
  1296. * Packets could be arriving at a constant
  1297. * 44.210mbits/sec and we're going to copy
  1298. * them into a new buffer??
  1299. */
  1300. if(len > (LMC_MTU - (LMC_MTU>>2))){ /* len > LMC_MTU * 0.75 */
  1301. /*
  1302. * If it's a large packet don't copy it just hand it up
  1303. */
  1304. give_it_anyways:
  1305. sc->lmc_rxq[i] = NULL;
  1306. sc->lmc_rxring[i].buffer1 = 0x0;
  1307. skb_put (skb, len);
  1308. skb->protocol = lmc_proto_type(sc, skb);
  1309. skb_reset_mac_header(skb);
  1310. /* skb_reset_network_header(skb); */
  1311. skb->dev = dev;
  1312. lmc_proto_netif(sc, skb);
  1313. /*
  1314. * This skb will be destroyed by the upper layers, make a new one
  1315. */
  1316. nsb = dev_alloc_skb (LMC_PKT_BUF_SZ + 2);
  1317. if (nsb) {
  1318. sc->lmc_rxq[i] = nsb;
  1319. nsb->dev = dev;
  1320. sc->lmc_rxring[i].buffer1 = virt_to_bus(skb_tail_pointer(nsb));
  1321. /* Transferred to 21140 below */
  1322. }
  1323. else {
  1324. /*
  1325. * We've run out of memory, stop trying to allocate
  1326. * memory and exit the interrupt handler
  1327. *
  1328. * The chip may run out of receivers and stop
  1329. * in which care we'll try to allocate the buffer
  1330. * again. (once a second)
  1331. */
  1332. sc->extra_stats.rx_BuffAllocErr++;
  1333. LMC_EVENT_LOG(LMC_EVENT_RCVINT, stat, len);
  1334. sc->failed_recv_alloc = 1;
  1335. goto skip_out_of_mem;
  1336. }
  1337. }
  1338. else {
  1339. nsb = dev_alloc_skb(len);
  1340. if(!nsb) {
  1341. goto give_it_anyways;
  1342. }
  1343. skb_copy_from_linear_data(skb, skb_put(nsb, len), len);
  1344. nsb->protocol = lmc_proto_type(sc, nsb);
  1345. skb_reset_mac_header(nsb);
  1346. /* skb_reset_network_header(nsb); */
  1347. nsb->dev = dev;
  1348. lmc_proto_netif(sc, nsb);
  1349. }
  1350. skip_packet:
  1351. LMC_EVENT_LOG(LMC_EVENT_RCVINT, stat, len);
  1352. sc->lmc_rxring[i].status = DESC_OWNED_BY_DC21X4;
  1353. sc->lmc_next_rx++;
  1354. i = sc->lmc_next_rx % LMC_RXDESCS;
  1355. rx_work_limit--;
  1356. if (rx_work_limit < 0)
  1357. break;
  1358. }
  1359. /* detect condition for LMC1000 where DSU cable attaches and fills
  1360. * descriptors with bogus packets
  1361. *
  1362. if (localLengthErrCnt > LMC_RXDESCS - 3) {
  1363. sc->extra_stats.rx_BadPktSurgeCnt++;
  1364. LMC_EVENT_LOG(LMC_EVENT_BADPKTSURGE, localLengthErrCnt,
  1365. sc->extra_stats.rx_BadPktSurgeCnt);
  1366. } */
  1367. /* save max count of receive descriptors serviced */
  1368. if (rxIntLoopCnt > sc->extra_stats.rxIntLoopCnt)
  1369. sc->extra_stats.rxIntLoopCnt = rxIntLoopCnt; /* debug -baz */
  1370. #ifdef DEBUG
  1371. if (rxIntLoopCnt == 0)
  1372. {
  1373. for (i = 0; i < LMC_RXDESCS; i++)
  1374. {
  1375. if ((sc->lmc_rxring[i].status & LMC_RDES_OWN_BIT)
  1376. != DESC_OWNED_BY_DC21X4)
  1377. {
  1378. rxIntLoopCnt++;
  1379. }
  1380. }
  1381. LMC_EVENT_LOG(LMC_EVENT_RCVEND, rxIntLoopCnt, 0);
  1382. }
  1383. #endif
  1384. lmc_led_off(sc, LMC_DS3_LED3);
  1385. skip_out_of_mem:
  1386. lmc_trace(dev, "lmc_rx out");
  1387. return 0;
  1388. }
  1389. static struct net_device_stats *lmc_get_stats(struct net_device *dev)
  1390. {
  1391. lmc_softc_t *sc = dev_to_sc(dev);
  1392. unsigned long flags;
  1393. lmc_trace(dev, "lmc_get_stats in");
  1394. spin_lock_irqsave(&sc->lmc_lock, flags);
  1395. sc->lmc_device->stats.rx_missed_errors += LMC_CSR_READ(sc, csr_missed_frames) & 0xffff;
  1396. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  1397. lmc_trace(dev, "lmc_get_stats out");
  1398. return &sc->lmc_device->stats;
  1399. }
  1400. static struct pci_driver lmc_driver = {
  1401. .name = "lmc",
  1402. .id_table = lmc_pci_tbl,
  1403. .probe = lmc_init_one,
  1404. .remove = lmc_remove_one,
  1405. };
  1406. module_pci_driver(lmc_driver);
  1407. unsigned lmc_mii_readreg (lmc_softc_t * const sc, unsigned devaddr, unsigned regno) /*fold00*/
  1408. {
  1409. int i;
  1410. int command = (0xf6 << 10) | (devaddr << 5) | regno;
  1411. int retval = 0;
  1412. lmc_trace(sc->lmc_device, "lmc_mii_readreg in");
  1413. LMC_MII_SYNC (sc);
  1414. lmc_trace(sc->lmc_device, "lmc_mii_readreg: done sync");
  1415. for (i = 15; i >= 0; i--)
  1416. {
  1417. int dataval = (command & (1 << i)) ? 0x20000 : 0;
  1418. LMC_CSR_WRITE (sc, csr_9, dataval);
  1419. lmc_delay ();
  1420. /* __SLOW_DOWN_IO; */
  1421. LMC_CSR_WRITE (sc, csr_9, dataval | 0x10000);
  1422. lmc_delay ();
  1423. /* __SLOW_DOWN_IO; */
  1424. }
  1425. lmc_trace(sc->lmc_device, "lmc_mii_readreg: done1");
  1426. for (i = 19; i > 0; i--)
  1427. {
  1428. LMC_CSR_WRITE (sc, csr_9, 0x40000);
  1429. lmc_delay ();
  1430. /* __SLOW_DOWN_IO; */
  1431. retval = (retval << 1) | ((LMC_CSR_READ (sc, csr_9) & 0x80000) ? 1 : 0);
  1432. LMC_CSR_WRITE (sc, csr_9, 0x40000 | 0x10000);
  1433. lmc_delay ();
  1434. /* __SLOW_DOWN_IO; */
  1435. }
  1436. lmc_trace(sc->lmc_device, "lmc_mii_readreg out");
  1437. return (retval >> 1) & 0xffff;
  1438. }
  1439. void lmc_mii_writereg (lmc_softc_t * const sc, unsigned devaddr, unsigned regno, unsigned data) /*fold00*/
  1440. {
  1441. int i = 32;
  1442. int command = (0x5002 << 16) | (devaddr << 23) | (regno << 18) | data;
  1443. lmc_trace(sc->lmc_device, "lmc_mii_writereg in");
  1444. LMC_MII_SYNC (sc);
  1445. i = 31;
  1446. while (i >= 0)
  1447. {
  1448. int datav;
  1449. if (command & (1 << i))
  1450. datav = 0x20000;
  1451. else
  1452. datav = 0x00000;
  1453. LMC_CSR_WRITE (sc, csr_9, datav);
  1454. lmc_delay ();
  1455. /* __SLOW_DOWN_IO; */
  1456. LMC_CSR_WRITE (sc, csr_9, (datav | 0x10000));
  1457. lmc_delay ();
  1458. /* __SLOW_DOWN_IO; */
  1459. i--;
  1460. }
  1461. i = 2;
  1462. while (i > 0)
  1463. {
  1464. LMC_CSR_WRITE (sc, csr_9, 0x40000);
  1465. lmc_delay ();
  1466. /* __SLOW_DOWN_IO; */
  1467. LMC_CSR_WRITE (sc, csr_9, 0x50000);
  1468. lmc_delay ();
  1469. /* __SLOW_DOWN_IO; */
  1470. i--;
  1471. }
  1472. lmc_trace(sc->lmc_device, "lmc_mii_writereg out");
  1473. }
  1474. static void lmc_softreset (lmc_softc_t * const sc) /*fold00*/
  1475. {
  1476. int i;
  1477. lmc_trace(sc->lmc_device, "lmc_softreset in");
  1478. /* Initialize the receive rings and buffers. */
  1479. sc->lmc_txfull = 0;
  1480. sc->lmc_next_rx = 0;
  1481. sc->lmc_next_tx = 0;
  1482. sc->lmc_taint_rx = 0;
  1483. sc->lmc_taint_tx = 0;
  1484. /*
  1485. * Setup each one of the receiver buffers
  1486. * allocate an skbuff for each one, setup the descriptor table
  1487. * and point each buffer at the next one
  1488. */
  1489. for (i = 0; i < LMC_RXDESCS; i++)
  1490. {
  1491. struct sk_buff *skb;
  1492. if (sc->lmc_rxq[i] == NULL)
  1493. {
  1494. skb = dev_alloc_skb (LMC_PKT_BUF_SZ + 2);
  1495. if(skb == NULL){
  1496. printk(KERN_WARNING "%s: Failed to allocate receiver ring, will try again\n", sc->name);
  1497. sc->failed_ring = 1;
  1498. break;
  1499. }
  1500. else{
  1501. sc->lmc_rxq[i] = skb;
  1502. }
  1503. }
  1504. else
  1505. {
  1506. skb = sc->lmc_rxq[i];
  1507. }
  1508. skb->dev = sc->lmc_device;
  1509. /* owned by 21140 */
  1510. sc->lmc_rxring[i].status = 0x80000000;
  1511. /* used to be PKT_BUF_SZ now uses skb since we lose some to head room */
  1512. sc->lmc_rxring[i].length = skb_tailroom(skb);
  1513. /* use to be tail which is dumb since you're thinking why write
  1514. * to the end of the packj,et but since there's nothing there tail == data
  1515. */
  1516. sc->lmc_rxring[i].buffer1 = virt_to_bus (skb->data);
  1517. /* This is fair since the structure is static and we have the next address */
  1518. sc->lmc_rxring[i].buffer2 = virt_to_bus (&sc->lmc_rxring[i + 1]);
  1519. }
  1520. /*
  1521. * Sets end of ring
  1522. */
  1523. if (i != 0) {
  1524. sc->lmc_rxring[i - 1].length |= 0x02000000; /* Set end of buffers flag */
  1525. sc->lmc_rxring[i - 1].buffer2 = virt_to_bus(&sc->lmc_rxring[0]); /* Point back to the start */
  1526. }
  1527. LMC_CSR_WRITE (sc, csr_rxlist, virt_to_bus (sc->lmc_rxring)); /* write base address */
  1528. /* Initialize the transmit rings and buffers */
  1529. for (i = 0; i < LMC_TXDESCS; i++)
  1530. {
  1531. if (sc->lmc_txq[i] != NULL){ /* have buffer */
  1532. dev_kfree_skb(sc->lmc_txq[i]); /* free it */
  1533. sc->lmc_device->stats.tx_dropped++; /* We just dropped a packet */
  1534. }
  1535. sc->lmc_txq[i] = NULL;
  1536. sc->lmc_txring[i].status = 0x00000000;
  1537. sc->lmc_txring[i].buffer2 = virt_to_bus (&sc->lmc_txring[i + 1]);
  1538. }
  1539. sc->lmc_txring[i - 1].buffer2 = virt_to_bus (&sc->lmc_txring[0]);
  1540. LMC_CSR_WRITE (sc, csr_txlist, virt_to_bus (sc->lmc_txring));
  1541. lmc_trace(sc->lmc_device, "lmc_softreset out");
  1542. }
  1543. void lmc_gpio_mkinput(lmc_softc_t * const sc, u32 bits) /*fold00*/
  1544. {
  1545. lmc_trace(sc->lmc_device, "lmc_gpio_mkinput in");
  1546. sc->lmc_gpio_io &= ~bits;
  1547. LMC_CSR_WRITE(sc, csr_gp, TULIP_GP_PINSET | (sc->lmc_gpio_io));
  1548. lmc_trace(sc->lmc_device, "lmc_gpio_mkinput out");
  1549. }
  1550. void lmc_gpio_mkoutput(lmc_softc_t * const sc, u32 bits) /*fold00*/
  1551. {
  1552. lmc_trace(sc->lmc_device, "lmc_gpio_mkoutput in");
  1553. sc->lmc_gpio_io |= bits;
  1554. LMC_CSR_WRITE(sc, csr_gp, TULIP_GP_PINSET | (sc->lmc_gpio_io));
  1555. lmc_trace(sc->lmc_device, "lmc_gpio_mkoutput out");
  1556. }
  1557. void lmc_led_on(lmc_softc_t * const sc, u32 led) /*fold00*/
  1558. {
  1559. lmc_trace(sc->lmc_device, "lmc_led_on in");
  1560. if((~sc->lmc_miireg16) & led){ /* Already on! */
  1561. lmc_trace(sc->lmc_device, "lmc_led_on aon out");
  1562. return;
  1563. }
  1564. sc->lmc_miireg16 &= ~led;
  1565. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  1566. lmc_trace(sc->lmc_device, "lmc_led_on out");
  1567. }
  1568. void lmc_led_off(lmc_softc_t * const sc, u32 led) /*fold00*/
  1569. {
  1570. lmc_trace(sc->lmc_device, "lmc_led_off in");
  1571. if(sc->lmc_miireg16 & led){ /* Already set don't do anything */
  1572. lmc_trace(sc->lmc_device, "lmc_led_off aoff out");
  1573. return;
  1574. }
  1575. sc->lmc_miireg16 |= led;
  1576. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  1577. lmc_trace(sc->lmc_device, "lmc_led_off out");
  1578. }
  1579. static void lmc_reset(lmc_softc_t * const sc) /*fold00*/
  1580. {
  1581. lmc_trace(sc->lmc_device, "lmc_reset in");
  1582. sc->lmc_miireg16 |= LMC_MII16_FIFO_RESET;
  1583. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  1584. sc->lmc_miireg16 &= ~LMC_MII16_FIFO_RESET;
  1585. lmc_mii_writereg(sc, 0, 16, sc->lmc_miireg16);
  1586. /*
  1587. * make some of the GPIO pins be outputs
  1588. */
  1589. lmc_gpio_mkoutput(sc, LMC_GEP_RESET);
  1590. /*
  1591. * RESET low to force state reset. This also forces
  1592. * the transmitter clock to be internal, but we expect to reset
  1593. * that later anyway.
  1594. */
  1595. sc->lmc_gpio &= ~(LMC_GEP_RESET);
  1596. LMC_CSR_WRITE(sc, csr_gp, sc->lmc_gpio);
  1597. /*
  1598. * hold for more than 10 microseconds
  1599. */
  1600. udelay(50);
  1601. /*
  1602. * stop driving Xilinx-related signals
  1603. */
  1604. lmc_gpio_mkinput(sc, LMC_GEP_RESET);
  1605. /*
  1606. * Call media specific init routine
  1607. */
  1608. sc->lmc_media->init(sc);
  1609. sc->extra_stats.resetCount++;
  1610. lmc_trace(sc->lmc_device, "lmc_reset out");
  1611. }
  1612. static void lmc_dec_reset(lmc_softc_t * const sc) /*fold00*/
  1613. {
  1614. u32 val;
  1615. lmc_trace(sc->lmc_device, "lmc_dec_reset in");
  1616. /*
  1617. * disable all interrupts
  1618. */
  1619. sc->lmc_intrmask = 0;
  1620. LMC_CSR_WRITE(sc, csr_intr, sc->lmc_intrmask);
  1621. /*
  1622. * Reset the chip with a software reset command.
  1623. * Wait 10 microseconds (actually 50 PCI cycles but at
  1624. * 33MHz that comes to two microseconds but wait a
  1625. * bit longer anyways)
  1626. */
  1627. LMC_CSR_WRITE(sc, csr_busmode, TULIP_BUSMODE_SWRESET);
  1628. udelay(25);
  1629. #ifdef __sparc__
  1630. sc->lmc_busmode = LMC_CSR_READ(sc, csr_busmode);
  1631. sc->lmc_busmode = 0x00100000;
  1632. sc->lmc_busmode &= ~TULIP_BUSMODE_SWRESET;
  1633. LMC_CSR_WRITE(sc, csr_busmode, sc->lmc_busmode);
  1634. #endif
  1635. sc->lmc_cmdmode = LMC_CSR_READ(sc, csr_command);
  1636. /*
  1637. * We want:
  1638. * no ethernet address in frames we write
  1639. * disable padding (txdesc, padding disable)
  1640. * ignore runt frames (rdes0 bit 15)
  1641. * no receiver watchdog or transmitter jabber timer
  1642. * (csr15 bit 0,14 == 1)
  1643. * if using 16-bit CRC, turn off CRC (trans desc, crc disable)
  1644. */
  1645. sc->lmc_cmdmode |= ( TULIP_CMD_PROMISCUOUS
  1646. | TULIP_CMD_FULLDUPLEX
  1647. | TULIP_CMD_PASSBADPKT
  1648. | TULIP_CMD_NOHEARTBEAT
  1649. | TULIP_CMD_PORTSELECT
  1650. | TULIP_CMD_RECEIVEALL
  1651. | TULIP_CMD_MUSTBEONE
  1652. );
  1653. sc->lmc_cmdmode &= ~( TULIP_CMD_OPERMODE
  1654. | TULIP_CMD_THRESHOLDCTL
  1655. | TULIP_CMD_STOREFWD
  1656. | TULIP_CMD_TXTHRSHLDCTL
  1657. );
  1658. LMC_CSR_WRITE(sc, csr_command, sc->lmc_cmdmode);
  1659. /*
  1660. * disable receiver watchdog and transmit jabber
  1661. */
  1662. val = LMC_CSR_READ(sc, csr_sia_general);
  1663. val |= (TULIP_WATCHDOG_TXDISABLE | TULIP_WATCHDOG_RXDISABLE);
  1664. LMC_CSR_WRITE(sc, csr_sia_general, val);
  1665. lmc_trace(sc->lmc_device, "lmc_dec_reset out");
  1666. }
  1667. static void lmc_initcsrs(lmc_softc_t * const sc, lmc_csrptr_t csr_base, /*fold00*/
  1668. size_t csr_size)
  1669. {
  1670. lmc_trace(sc->lmc_device, "lmc_initcsrs in");
  1671. sc->lmc_csrs.csr_busmode = csr_base + 0 * csr_size;
  1672. sc->lmc_csrs.csr_txpoll = csr_base + 1 * csr_size;
  1673. sc->lmc_csrs.csr_rxpoll = csr_base + 2 * csr_size;
  1674. sc->lmc_csrs.csr_rxlist = csr_base + 3 * csr_size;
  1675. sc->lmc_csrs.csr_txlist = csr_base + 4 * csr_size;
  1676. sc->lmc_csrs.csr_status = csr_base + 5 * csr_size;
  1677. sc->lmc_csrs.csr_command = csr_base + 6 * csr_size;
  1678. sc->lmc_csrs.csr_intr = csr_base + 7 * csr_size;
  1679. sc->lmc_csrs.csr_missed_frames = csr_base + 8 * csr_size;
  1680. sc->lmc_csrs.csr_9 = csr_base + 9 * csr_size;
  1681. sc->lmc_csrs.csr_10 = csr_base + 10 * csr_size;
  1682. sc->lmc_csrs.csr_11 = csr_base + 11 * csr_size;
  1683. sc->lmc_csrs.csr_12 = csr_base + 12 * csr_size;
  1684. sc->lmc_csrs.csr_13 = csr_base + 13 * csr_size;
  1685. sc->lmc_csrs.csr_14 = csr_base + 14 * csr_size;
  1686. sc->lmc_csrs.csr_15 = csr_base + 15 * csr_size;
  1687. lmc_trace(sc->lmc_device, "lmc_initcsrs out");
  1688. }
  1689. static void lmc_driver_timeout(struct net_device *dev)
  1690. {
  1691. lmc_softc_t *sc = dev_to_sc(dev);
  1692. u32 csr6;
  1693. unsigned long flags;
  1694. lmc_trace(dev, "lmc_driver_timeout in");
  1695. spin_lock_irqsave(&sc->lmc_lock, flags);
  1696. printk("%s: Xmitter busy|\n", dev->name);
  1697. sc->extra_stats.tx_tbusy_calls++;
  1698. if (jiffies - dev_trans_start(dev) < TX_TIMEOUT)
  1699. goto bug_out;
  1700. /*
  1701. * Chip seems to have locked up
  1702. * Reset it
  1703. * This whips out all our decriptor
  1704. * table and starts from scartch
  1705. */
  1706. LMC_EVENT_LOG(LMC_EVENT_XMTPRCTMO,
  1707. LMC_CSR_READ (sc, csr_status),
  1708. sc->extra_stats.tx_ProcTimeout);
  1709. lmc_running_reset (dev);
  1710. LMC_EVENT_LOG(LMC_EVENT_RESET1, LMC_CSR_READ (sc, csr_status), 0);
  1711. LMC_EVENT_LOG(LMC_EVENT_RESET2,
  1712. lmc_mii_readreg (sc, 0, 16),
  1713. lmc_mii_readreg (sc, 0, 17));
  1714. /* restart the tx processes */
  1715. csr6 = LMC_CSR_READ (sc, csr_command);
  1716. LMC_CSR_WRITE (sc, csr_command, csr6 | 0x0002);
  1717. LMC_CSR_WRITE (sc, csr_command, csr6 | 0x2002);
  1718. /* immediate transmit */
  1719. LMC_CSR_WRITE (sc, csr_txpoll, 0);
  1720. sc->lmc_device->stats.tx_errors++;
  1721. sc->extra_stats.tx_ProcTimeout++; /* -baz */
  1722. netif_trans_update(dev); /* prevent tx timeout */
  1723. bug_out:
  1724. spin_unlock_irqrestore(&sc->lmc_lock, flags);
  1725. lmc_trace(dev, "lmc_driver_timeout out");
  1726. }