irq.c 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596
  1. /*
  2. * Toshiba RBTX4939 interrupt routines
  3. * Based on linux/arch/mips/txx9/rbtx4938/irq.c,
  4. * and RBTX49xx patch from CELF patch archive.
  5. *
  6. * Copyright (C) 2000-2001,2005-2006 Toshiba Corporation
  7. * 2003-2005 (c) MontaVista Software, Inc. This file is licensed under the
  8. * terms of the GNU General Public License version 2. This program is
  9. * licensed "as is" without any warranty of any kind, whether express
  10. * or implied.
  11. */
  12. #include <linux/init.h>
  13. #include <linux/interrupt.h>
  14. #include <linux/irq.h>
  15. #include <asm/mipsregs.h>
  16. #include <asm/txx9/rbtx4939.h>
  17. /*
  18. * RBTX4939 IOC controller definition
  19. */
  20. static void rbtx4939_ioc_irq_unmask(struct irq_data *d)
  21. {
  22. int ioc_nr = d->irq - RBTX4939_IRQ_IOC;
  23. writeb(readb(rbtx4939_ien_addr) | (1 << ioc_nr), rbtx4939_ien_addr);
  24. }
  25. static void rbtx4939_ioc_irq_mask(struct irq_data *d)
  26. {
  27. int ioc_nr = d->irq - RBTX4939_IRQ_IOC;
  28. writeb(readb(rbtx4939_ien_addr) & ~(1 << ioc_nr), rbtx4939_ien_addr);
  29. mmiowb();
  30. }
  31. static struct irq_chip rbtx4939_ioc_irq_chip = {
  32. .name = "IOC",
  33. .irq_mask = rbtx4939_ioc_irq_mask,
  34. .irq_unmask = rbtx4939_ioc_irq_unmask,
  35. };
  36. static inline int rbtx4939_ioc_irqroute(void)
  37. {
  38. unsigned char istat = readb(rbtx4939_ifac2_addr);
  39. if (unlikely(istat == 0))
  40. return -1;
  41. return RBTX4939_IRQ_IOC + __fls8(istat);
  42. }
  43. static int rbtx4939_irq_dispatch(int pending)
  44. {
  45. int irq;
  46. if (pending & CAUSEF_IP7)
  47. return MIPS_CPU_IRQ_BASE + 7;
  48. irq = tx4939_irq();
  49. if (likely(irq >= 0)) {
  50. /* redirect IOC interrupts */
  51. switch (irq) {
  52. case RBTX4939_IRQ_IOCINT:
  53. irq = rbtx4939_ioc_irqroute();
  54. break;
  55. }
  56. } else if (pending & CAUSEF_IP0)
  57. irq = MIPS_CPU_IRQ_BASE + 0;
  58. else if (pending & CAUSEF_IP1)
  59. irq = MIPS_CPU_IRQ_BASE + 1;
  60. else
  61. irq = -1;
  62. return irq;
  63. }
  64. void __init rbtx4939_irq_setup(void)
  65. {
  66. int i;
  67. /* mask all IOC interrupts */
  68. writeb(0, rbtx4939_ien_addr);
  69. /* clear SoftInt interrupts */
  70. writeb(0, rbtx4939_softint_addr);
  71. txx9_irq_dispatch = rbtx4939_irq_dispatch;
  72. tx4939_irq_init();
  73. for (i = RBTX4939_IRQ_IOC;
  74. i < RBTX4939_IRQ_IOC + RBTX4939_NR_IRQ_IOC; i++)
  75. irq_set_chip_and_handler(i, &rbtx4939_ioc_irq_chip,
  76. handle_level_irq);
  77. irq_set_chained_handler(RBTX4939_IRQ_IOCINT, handle_simple_irq);
  78. }