12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849 |
- /*
- * This file is subject to the terms and conditions of the GNU General Public
- * License. See the file "COPYING" in the main directory of this archive
- * for more details.
- *
- * Copyright (C) 2003, 04, 07 Ralf Baechle (ralf@linux-mips.org)
- */
- #ifndef __ASM_MACH_SIBYTE_CPU_FEATURE_OVERRIDES_H
- #define __ASM_MACH_SIBYTE_CPU_FEATURE_OVERRIDES_H
- /*
- * Sibyte are MIPS64 processors wired to a specific configuration
- */
- #define cpu_has_watch 1
- #define cpu_has_mips16 0
- #define cpu_has_divec 1
- #define cpu_has_vce 0
- #define cpu_has_cache_cdex_p 0
- #define cpu_has_cache_cdex_s 0
- #define cpu_has_prefetch 1
- #define cpu_has_mcheck 1
- #define cpu_has_ejtag 1
- #define cpu_has_llsc 1
- #define cpu_has_vtag_icache 1
- #define cpu_has_dc_aliases 0
- #define cpu_has_ic_fills_f_dc 0
- #define cpu_has_dsp 0
- #define cpu_has_dsp2 0
- #define cpu_has_mipsmt 0
- #define cpu_has_userlocal 0
- #define cpu_icache_snoops_remote_store 0
- #define cpu_has_nofpuex 0
- #define cpu_has_64bits 1
- #define cpu_has_mips32r1 1
- #define cpu_has_mips32r2 0
- #define cpu_has_mips64r1 1
- #define cpu_has_mips64r2 0
- #define cpu_has_inclusive_pcaches 0
- #define cpu_dcache_line_size() 32
- #define cpu_icache_line_size() 32
- #define cpu_scache_line_size() 32
- #endif /* __ASM_MACH_SIBYTE_CPU_FEATURE_OVERRIDES_H */
|