kn02xa.h 2.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. /*
  2. * Hardware info common to DECstation 5000/1xx systems (otherwise
  3. * known as 3min or kn02ba) and Personal DECstations 5000/xx ones
  4. * (otherwise known as maxine or kn02ca).
  5. *
  6. * This file is subject to the terms and conditions of the GNU General Public
  7. * License. See the file "COPYING" in the main directory of this archive
  8. * for more details.
  9. *
  10. * Copyright (C) 1995,1996 by Paul M. Antoine, some code and definitions
  11. * are by courtesy of Chris Fraser.
  12. * Copyright (C) 2000, 2002, 2003, 2005 Maciej W. Rozycki
  13. *
  14. * These are addresses which have to be known early in the boot process.
  15. * For other addresses refer to tc.h, ioasic_addrs.h and friends.
  16. */
  17. #ifndef __ASM_MIPS_DEC_KN02XA_H
  18. #define __ASM_MIPS_DEC_KN02XA_H
  19. #include <asm/dec/ioasic_addrs.h>
  20. #define KN02XA_SLOT_BASE 0x1c000000
  21. /*
  22. * Memory control ASIC registers.
  23. */
  24. #define KN02XA_MER 0x0c400000 /* memory error register */
  25. #define KN02XA_MSR 0x0c800000 /* memory size register */
  26. /*
  27. * CPU control ASIC registers.
  28. */
  29. #define KN02XA_MEM_CONF 0x0e000000 /* write timeout config */
  30. #define KN02XA_EAR 0x0e000004 /* error address register */
  31. #define KN02XA_BOOT0 0x0e000008 /* boot 0 register */
  32. #define KN02XA_MEM_INTR 0x0e00000c /* write err IRQ stat & ack */
  33. /*
  34. * Memory Error Register bits, common definitions.
  35. * The rest is defined in system-specific headers.
  36. */
  37. #define KN02XA_MER_RES_28 (0xf<<28) /* unused */
  38. #define KN02XA_MER_RES_17 (0x3ff<<17) /* unused */
  39. #define KN02XA_MER_PAGERR (1<<16) /* 2k page boundary error */
  40. #define KN02XA_MER_TRANSERR (1<<15) /* transfer length error */
  41. #define KN02XA_MER_PARDIS (1<<14) /* parity error disable */
  42. #define KN02XA_MER_SIZE (1<<13) /* r/o mirror of MSR_SIZE */
  43. #define KN02XA_MER_RES_12 (1<<12) /* unused */
  44. #define KN02XA_MER_BYTERR (0xf<<8) /* byte lane error bitmask: */
  45. #define KN02XA_MER_BYTERR_3 (0x8<<8) /* byte lane #3 */
  46. #define KN02XA_MER_BYTERR_2 (0x4<<8) /* byte lane #2 */
  47. #define KN02XA_MER_BYTERR_1 (0x2<<8) /* byte lane #1 */
  48. #define KN02XA_MER_BYTERR_0 (0x1<<8) /* byte lane #0 */
  49. #define KN02XA_MER_RES_0 (0xff<<0) /* unused */
  50. /*
  51. * Memory Size Register bits, common definitions.
  52. * The rest is defined in system-specific headers.
  53. */
  54. #define KN02XA_MSR_RES_27 (0x1f<<27) /* unused */
  55. #define KN02XA_MSR_RES_14 (0x7<<14) /* unused */
  56. #define KN02XA_MSR_SIZE (1<<13) /* 16M/4M stride */
  57. #define KN02XA_MSR_RES_0 (0x1fff<<0) /* unused */
  58. /*
  59. * Error Address Register bits.
  60. */
  61. #define KN02XA_EAR_RES_29 (0x7<<29) /* unused */
  62. #define KN02XA_EAR_ADDRESS (0x7ffffff<<2) /* address involved */
  63. #define KN02XA_EAR_RES_0 (0x3<<0) /* unused */
  64. #ifndef __ASSEMBLY__
  65. #include <linux/interrupt.h>
  66. struct pt_regs;
  67. extern void dec_kn02xa_be_init(void);
  68. extern int dec_kn02xa_be_handler(struct pt_regs *regs, int is_fixup);
  69. extern irqreturn_t dec_kn02xa_be_interrupt(int irq, void *dev_id);
  70. #endif
  71. #endif /* __ASM_MIPS_DEC_KN02XA_H */