scrm44xx.h 6.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178
  1. /*
  2. * OMAP44xx SCRM registers and bitfields
  3. *
  4. * Copyright (C) 2010 Texas Instruments, Inc.
  5. *
  6. * Benoit Cousson (b-cousson@ti.com)
  7. *
  8. * This file is automatically generated from the OMAP hardware databases.
  9. * We respectfully ask that any modifications to this file be coordinated
  10. * with the public linux-omap@vger.kernel.org mailing list and the
  11. * authors above to ensure that the autogeneration scripts are kept
  12. * up-to-date with the file contents.
  13. *
  14. * This program is free software; you can redistribute it and/or modify
  15. * it under the terms of the GNU General Public License version 2 as
  16. * published by the Free Software Foundation.
  17. */
  18. #ifndef __ARCH_ARM_MACH_OMAP2_SCRM_44XX_H
  19. #define __ARCH_ARM_MACH_OMAP2_SCRM_44XX_H
  20. #define OMAP4_SCRM_BASE 0x4a30a000
  21. #define OMAP44XX_SCRM_REGADDR(reg) \
  22. OMAP2_L4_IO_ADDRESS(OMAP4_SCRM_BASE + (reg))
  23. /* Registers offset */
  24. #define OMAP4_SCRM_REVISION_SCRM_OFFSET 0x0000
  25. #define OMAP4_SCRM_REVISION_SCRM OMAP44XX_SCRM_REGADDR(0x0000)
  26. #define OMAP4_SCRM_CLKSETUPTIME_OFFSET 0x0100
  27. #define OMAP4_SCRM_CLKSETUPTIME OMAP44XX_SCRM_REGADDR(0x0100)
  28. #define OMAP4_SCRM_PMICSETUPTIME_OFFSET 0x0104
  29. #define OMAP4_SCRM_PMICSETUPTIME OMAP44XX_SCRM_REGADDR(0x0104)
  30. #define OMAP4_SCRM_ALTCLKSRC_OFFSET 0x0110
  31. #define OMAP4_SCRM_ALTCLKSRC OMAP44XX_SCRM_REGADDR(0x0110)
  32. #define OMAP4_SCRM_MODEMCLKM_OFFSET 0x0118
  33. #define OMAP4_SCRM_MODEMCLKM OMAP44XX_SCRM_REGADDR(0x0118)
  34. #define OMAP4_SCRM_D2DCLKM_OFFSET 0x011c
  35. #define OMAP4_SCRM_D2DCLKM OMAP44XX_SCRM_REGADDR(0x011c)
  36. #define OMAP4_SCRM_EXTCLKREQ_OFFSET 0x0200
  37. #define OMAP4_SCRM_EXTCLKREQ OMAP44XX_SCRM_REGADDR(0x0200)
  38. #define OMAP4_SCRM_ACCCLKREQ_OFFSET 0x0204
  39. #define OMAP4_SCRM_ACCCLKREQ OMAP44XX_SCRM_REGADDR(0x0204)
  40. #define OMAP4_SCRM_PWRREQ_OFFSET 0x0208
  41. #define OMAP4_SCRM_PWRREQ OMAP44XX_SCRM_REGADDR(0x0208)
  42. #define OMAP4_SCRM_AUXCLKREQ0_OFFSET 0x0210
  43. #define OMAP4_SCRM_AUXCLKREQ0 OMAP44XX_SCRM_REGADDR(0x0210)
  44. #define OMAP4_SCRM_AUXCLKREQ1_OFFSET 0x0214
  45. #define OMAP4_SCRM_AUXCLKREQ1 OMAP44XX_SCRM_REGADDR(0x0214)
  46. #define OMAP4_SCRM_AUXCLKREQ2_OFFSET 0x0218
  47. #define OMAP4_SCRM_AUXCLKREQ2 OMAP44XX_SCRM_REGADDR(0x0218)
  48. #define OMAP4_SCRM_AUXCLKREQ3_OFFSET 0x021c
  49. #define OMAP4_SCRM_AUXCLKREQ3 OMAP44XX_SCRM_REGADDR(0x021c)
  50. #define OMAP4_SCRM_AUXCLKREQ4_OFFSET 0x0220
  51. #define OMAP4_SCRM_AUXCLKREQ4 OMAP44XX_SCRM_REGADDR(0x0220)
  52. #define OMAP4_SCRM_AUXCLKREQ5_OFFSET 0x0224
  53. #define OMAP4_SCRM_AUXCLKREQ5 OMAP44XX_SCRM_REGADDR(0x0224)
  54. #define OMAP4_SCRM_D2DCLKREQ_OFFSET 0x0234
  55. #define OMAP4_SCRM_D2DCLKREQ OMAP44XX_SCRM_REGADDR(0x0234)
  56. #define OMAP4_SCRM_AUXCLK0_OFFSET 0x0310
  57. #define OMAP4_SCRM_AUXCLK0 OMAP44XX_SCRM_REGADDR(0x0310)
  58. #define OMAP4_SCRM_AUXCLK1_OFFSET 0x0314
  59. #define OMAP4_SCRM_AUXCLK1 OMAP44XX_SCRM_REGADDR(0x0314)
  60. #define OMAP4_SCRM_AUXCLK2_OFFSET 0x0318
  61. #define OMAP4_SCRM_AUXCLK2 OMAP44XX_SCRM_REGADDR(0x0318)
  62. #define OMAP4_SCRM_AUXCLK3_OFFSET 0x031c
  63. #define OMAP4_SCRM_AUXCLK3 OMAP44XX_SCRM_REGADDR(0x031c)
  64. #define OMAP4_SCRM_AUXCLK4_OFFSET 0x0320
  65. #define OMAP4_SCRM_AUXCLK4 OMAP44XX_SCRM_REGADDR(0x0320)
  66. #define OMAP4_SCRM_AUXCLK5_OFFSET 0x0324
  67. #define OMAP4_SCRM_AUXCLK5 OMAP44XX_SCRM_REGADDR(0x0324)
  68. #define OMAP4_SCRM_RSTTIME_OFFSET 0x0400
  69. #define OMAP4_SCRM_RSTTIME OMAP44XX_SCRM_REGADDR(0x0400)
  70. #define OMAP4_SCRM_MODEMRSTCTRL_OFFSET 0x0418
  71. #define OMAP4_SCRM_MODEMRSTCTRL OMAP44XX_SCRM_REGADDR(0x0418)
  72. #define OMAP4_SCRM_D2DRSTCTRL_OFFSET 0x041c
  73. #define OMAP4_SCRM_D2DRSTCTRL OMAP44XX_SCRM_REGADDR(0x041c)
  74. #define OMAP4_SCRM_EXTPWRONRSTCTRL_OFFSET 0x0420
  75. #define OMAP4_SCRM_EXTPWRONRSTCTRL OMAP44XX_SCRM_REGADDR(0x0420)
  76. #define OMAP4_SCRM_EXTWARMRSTST_OFFSET 0x0510
  77. #define OMAP4_SCRM_EXTWARMRSTST OMAP44XX_SCRM_REGADDR(0x0510)
  78. #define OMAP4_SCRM_APEWARMRSTST_OFFSET 0x0514
  79. #define OMAP4_SCRM_APEWARMRSTST OMAP44XX_SCRM_REGADDR(0x0514)
  80. #define OMAP4_SCRM_MODEMWARMRSTST_OFFSET 0x0518
  81. #define OMAP4_SCRM_MODEMWARMRSTST OMAP44XX_SCRM_REGADDR(0x0518)
  82. #define OMAP4_SCRM_D2DWARMRSTST_OFFSET 0x051c
  83. #define OMAP4_SCRM_D2DWARMRSTST OMAP44XX_SCRM_REGADDR(0x051c)
  84. /* Registers shifts and masks */
  85. /* REVISION_SCRM */
  86. #define OMAP4_REV_SHIFT 0
  87. #define OMAP4_REV_MASK (0xff << 0)
  88. /* CLKSETUPTIME */
  89. #define OMAP4_DOWNTIME_SHIFT 16
  90. #define OMAP4_DOWNTIME_MASK (0x3f << 16)
  91. #define OMAP4_SETUPTIME_SHIFT 0
  92. #define OMAP4_SETUPTIME_MASK (0xfff << 0)
  93. /* PMICSETUPTIME */
  94. #define OMAP4_WAKEUPTIME_SHIFT 16
  95. #define OMAP4_WAKEUPTIME_MASK (0x3f << 16)
  96. #define OMAP4_SLEEPTIME_SHIFT 0
  97. #define OMAP4_SLEEPTIME_MASK (0x3f << 0)
  98. /* ALTCLKSRC */
  99. #define OMAP4_ENABLE_EXT_SHIFT 3
  100. #define OMAP4_ENABLE_EXT_MASK (1 << 3)
  101. #define OMAP4_ENABLE_INT_SHIFT 2
  102. #define OMAP4_ENABLE_INT_MASK (1 << 2)
  103. #define OMAP4_ALTCLKSRC_MODE_SHIFT 0
  104. #define OMAP4_ALTCLKSRC_MODE_MASK (0x3 << 0)
  105. /* MODEMCLKM */
  106. #define OMAP4_CLK_32KHZ_SHIFT 0
  107. #define OMAP4_CLK_32KHZ_MASK (1 << 0)
  108. /* D2DCLKM */
  109. #define OMAP4_SYSCLK_SHIFT 1
  110. #define OMAP4_SYSCLK_MASK (1 << 1)
  111. /* EXTCLKREQ */
  112. #define OMAP4_POLARITY_SHIFT 0
  113. #define OMAP4_POLARITY_MASK (1 << 0)
  114. /* AUXCLKREQ0 */
  115. #define OMAP4_MAPPING_SHIFT 2
  116. #define OMAP4_MAPPING_MASK (0x7 << 2)
  117. #define OMAP4_MAPPING_WIDTH 3
  118. #define OMAP4_ACCURACY_SHIFT 1
  119. #define OMAP4_ACCURACY_MASK (1 << 1)
  120. /* AUXCLK0 */
  121. #define OMAP4_CLKDIV_SHIFT 16
  122. #define OMAP4_CLKDIV_MASK (0xf << 16)
  123. #define OMAP4_CLKDIV_WIDTH 4
  124. #define OMAP4_DISABLECLK_SHIFT 9
  125. #define OMAP4_DISABLECLK_MASK (1 << 9)
  126. #define OMAP4_ENABLE_SHIFT 8
  127. #define OMAP4_ENABLE_MASK (1 << 8)
  128. #define OMAP4_SRCSELECT_SHIFT 1
  129. #define OMAP4_SRCSELECT_MASK (0x3 << 1)
  130. /* RSTTIME */
  131. #define OMAP4_RSTTIME_SHIFT 0
  132. #define OMAP4_RSTTIME_MASK (0xf << 0)
  133. /* MODEMRSTCTRL */
  134. #define OMAP4_WARMRST_SHIFT 1
  135. #define OMAP4_WARMRST_MASK (1 << 1)
  136. #define OMAP4_COLDRST_SHIFT 0
  137. #define OMAP4_COLDRST_MASK (1 << 0)
  138. /* EXTPWRONRSTCTRL */
  139. #define OMAP4_PWRONRST_SHIFT 1
  140. #define OMAP4_PWRONRST_MASK (1 << 1)
  141. #define OMAP4_ENABLE_EXTPWRONRSTCTRL_SHIFT 0
  142. #define OMAP4_ENABLE_EXTPWRONRSTCTRL_MASK (1 << 0)
  143. /* EXTWARMRSTST */
  144. #define OMAP4_EXTWARMRSTST_SHIFT 0
  145. #define OMAP4_EXTWARMRSTST_MASK (1 << 0)
  146. /* APEWARMRSTST */
  147. #define OMAP4_APEWARMRSTST_SHIFT 1
  148. #define OMAP4_APEWARMRSTST_MASK (1 << 1)
  149. /* MODEMWARMRSTST */
  150. #define OMAP4_MODEMWARMRSTST_SHIFT 2
  151. #define OMAP4_MODEMWARMRSTST_MASK (1 << 2)
  152. /* D2DWARMRSTST */
  153. #define OMAP4_D2DWARMRSTST_SHIFT 3
  154. #define OMAP4_D2DWARMRSTST_MASK (1 << 3)
  155. #endif