Startseite Erkunden Hilfe
Anmelden
phreedom2600net
/
linux-libre
Beobachten 2
Favorit hinzufügen 0
Fork 0
Dateien Issues 0 Pull-Requests 0 Wiki
Struktur: 0d5005ec5c
Branches Tags
linux-libre
/
arch
/
arm
/
mach-omap2
/
prcm_mpu7xx.h

prcm_mpu7xx.h 2.9 KB
Verlauf Originalformat

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879 
  1. /*
    2. 

  2.  * DRA7xx PRCM MPU instance offset macros
    3. 

  3.  *
    4. 

  4.  * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com
    5. 

  5.  *
    6. 

  6.  * Generated by code originally written by:
    7. 

  7.  * Paul Walmsley (paul@pwsan.com)
    8. 

  8.  * Rajendra Nayak (rnayak@ti.com)
    9. 

  9.  * Benoit Cousson (b-cousson@ti.com)
    10. 

  10.  *
    11. 

  11.  * This file is automatically generated from the OMAP hardware databases.
    12. 

  12.  * We respectfully ask that any modifications to this file be coordinated
    13. 

  13.  * with the public linux-omap@vger.kernel.org mailing list and the
    14. 

  14.  * authors above to ensure that the autogeneration scripts are kept
    15. 

  15.  * up-to-date with the file contents.
    16. 

  16.  *
    17. 

  17.  * This program is free software; you can redistribute it and/or modify
    18. 

  18.  * it under the terms of the GNU General Public License version 2 as
    19. 

  19.  * published by the Free Software Foundation.
    20. 

  20.  */
    21. 

  21. 

  22. #ifndef __ARCH_ARM_MACH_OMAP2_PRCM_MPU7XX_H
    23. 

  23. #define __ARCH_ARM_MACH_OMAP2_PRCM_MPU7XX_H
    24. 

  24. 

  25. #include "prcm_mpu_44xx_54xx.h"
    26. 

  26. 

  27. #define DRA7XX_PRCM_MPU_BASE			0x48243000
    28. 

  28. 

  29. #define DRA7XX_PRCM_MPU_REGADDR(inst, reg)				\
    30. 

  30. 	OMAP2_L4_IO_ADDRESS(DRA7XX_PRCM_MPU_BASE + (inst) + (reg))
    31. 

  31. 

  32. /* MPU_PRCM instances */
    33. 

  33. #define DRA7XX_MPU_PRCM_OCP_SOCKET_INST	0x0000
    34. 

  34. #define DRA7XX_MPU_PRCM_DEVICE_INST	0x0200
    35. 

  35. #define DRA7XX_MPU_PRCM_PRM_C0_INST	0x0400
    36. 

  36. #define DRA7XX_MPU_PRCM_CM_C0_INST	0x0600
    37. 

  37. #define DRA7XX_MPU_PRCM_PRM_C1_INST	0x0800
    38. 

  38. #define DRA7XX_MPU_PRCM_CM_C1_INST	0x0a00
    39. 

  39. 

  40. /* PRCM_MPU clockdomain register offsets (from instance start) */
    41. 

  41. #define DRA7XX_MPU_PRCM_CM_C0_CPU0_CDOFFS	0x0000
    42. 

  42. #define DRA7XX_MPU_PRCM_CM_C1_CPU1_CDOFFS	0x0000
    43. 

  43. 

  44. 

  45. /* MPU_PRCM */
    46. 

  46. 

  47. /* MPU_PRCM.PRCM_MPU_OCP_SOCKET register offsets */
    48. 

  48. #define DRA7XX_REVISION_PRCM_MPU_OFFSET				0x0000
    49. 

  49. 

  50. /* MPU_PRCM.PRCM_MPU_DEVICE register offsets */
    51. 

  51. #define DRA7XX_PRM_FRAC_INCREMENTER_NUMERATOR_OFFSET		0x0010
    52. 

  52. #define DRA7XX_PRM_FRAC_INCREMENTER_DENUMERATOR_RELOAD_OFFSET	0x0014
    53. 

  53. 

  54. /* MPU_PRCM.PRCM_MPU_PRM_C0 register offsets */
    55. 

  55. #define DRA7XX_PM_CPU0_PWRSTCTRL_OFFSET				0x0000
    56. 

  56. #define DRA7XX_PM_CPU0_PWRSTST_OFFSET				0x0004
    57. 

  57. #define DRA7XX_RM_CPU0_CPU0_RSTCTRL_OFFSET			0x0010
    58. 

  58. #define DRA7XX_RM_CPU0_CPU0_RSTST_OFFSET			0x0014
    59. 

  59. #define DRA7XX_RM_CPU0_CPU0_CONTEXT_OFFSET			0x0024
    60. 

  60. 

  61. /* MPU_PRCM.PRCM_MPU_CM_C0 register offsets */
    62. 

  62. #define DRA7XX_CM_CPU0_CLKSTCTRL_OFFSET				0x0000
    63. 

  63. #define DRA7XX_CM_CPU0_CPU0_CLKCTRL_OFFSET			0x0020
    64. 

  64. #define DRA7XX_CM_CPU0_CPU0_CLKCTRL				DRA7XX_MPU_PRCM_REGADDR(DRA7XX_MPU_PRCM_CM_C0_INST, 0x0020)
    65. 

  65. 

  66. /* MPU_PRCM.PRCM_MPU_PRM_C1 register offsets */
    67. 

  67. #define DRA7XX_PM_CPU1_PWRSTCTRL_OFFSET				0x0000
    68. 

  68. #define DRA7XX_PM_CPU1_PWRSTST_OFFSET				0x0004
    69. 

  69. #define DRA7XX_RM_CPU1_CPU1_RSTCTRL_OFFSET			0x0010
    70. 

  70. #define DRA7XX_RM_CPU1_CPU1_RSTST_OFFSET			0x0014
    71. 

  71. #define DRA7XX_RM_CPU1_CPU1_CONTEXT_OFFSET			0x0024
    72. 

  72. 

  73. /* MPU_PRCM.PRCM_MPU_CM_C1 register offsets */
    74. 

  74. #define DRA7XX_CM_CPU1_CLKSTCTRL_OFFSET				0x0000
    75. 

  75. #define DRA7XX_CM_CPU1_CPU1_CLKCTRL_OFFSET			0x0020
    76. 

  76. #define DRA7XX_CM_CPU1_CPU1_CLKCTRL				DRA7XX_MPU_PRCM_REGADDR(DRA7XX_MPU_PRCM_CM_C1_INST, 0x0020)
    77. 

  77. 

  78. #endif
    79. 

  79.