omap_hwmod_2xxx_3xxx_interconnect_data.c 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173
  1. /*
  2. * omap_hwmod_2xxx_3xxx_interconnect_data.c - common interconnect data, OMAP2/3
  3. *
  4. * Copyright (C) 2009-2011 Nokia Corporation
  5. * Paul Walmsley
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License version 2 as
  9. * published by the Free Software Foundation.
  10. *
  11. * XXX handle crossbar/shared link difference for L3?
  12. * XXX these should be marked initdata for multi-OMAP kernels
  13. */
  14. #include <asm/sizes.h>
  15. #include "omap_hwmod.h"
  16. #include "omap_hwmod_common_data.h"
  17. struct omap_hwmod_addr_space omap2430_mmc1_addr_space[] = {
  18. {
  19. .pa_start = 0x4809c000,
  20. .pa_end = 0x4809c1ff,
  21. .flags = ADDR_TYPE_RT,
  22. },
  23. { }
  24. };
  25. struct omap_hwmod_addr_space omap2430_mmc2_addr_space[] = {
  26. {
  27. .pa_start = 0x480b4000,
  28. .pa_end = 0x480b41ff,
  29. .flags = ADDR_TYPE_RT,
  30. },
  31. { }
  32. };
  33. struct omap_hwmod_addr_space omap2_i2c1_addr_space[] = {
  34. {
  35. .pa_start = 0x48070000,
  36. .pa_end = 0x48070000 + SZ_128 - 1,
  37. .flags = ADDR_TYPE_RT,
  38. },
  39. { }
  40. };
  41. struct omap_hwmod_addr_space omap2_i2c2_addr_space[] = {
  42. {
  43. .pa_start = 0x48072000,
  44. .pa_end = 0x48072000 + SZ_128 - 1,
  45. .flags = ADDR_TYPE_RT,
  46. },
  47. { }
  48. };
  49. struct omap_hwmod_addr_space omap2_dss_addrs[] = {
  50. {
  51. .pa_start = 0x48050000,
  52. .pa_end = 0x48050000 + SZ_1K - 1,
  53. .flags = ADDR_TYPE_RT
  54. },
  55. { }
  56. };
  57. struct omap_hwmod_addr_space omap2_dss_dispc_addrs[] = {
  58. {
  59. .pa_start = 0x48050400,
  60. .pa_end = 0x48050400 + SZ_1K - 1,
  61. .flags = ADDR_TYPE_RT
  62. },
  63. { }
  64. };
  65. struct omap_hwmod_addr_space omap2_dss_rfbi_addrs[] = {
  66. {
  67. .pa_start = 0x48050800,
  68. .pa_end = 0x48050800 + SZ_1K - 1,
  69. .flags = ADDR_TYPE_RT
  70. },
  71. { }
  72. };
  73. struct omap_hwmod_addr_space omap2_dss_venc_addrs[] = {
  74. {
  75. .pa_start = 0x48050C00,
  76. .pa_end = 0x48050C00 + SZ_1K - 1,
  77. .flags = ADDR_TYPE_RT
  78. },
  79. { }
  80. };
  81. struct omap_hwmod_addr_space omap2_timer10_addrs[] = {
  82. {
  83. .pa_start = 0x48086000,
  84. .pa_end = 0x48086000 + SZ_1K - 1,
  85. .flags = ADDR_TYPE_RT
  86. },
  87. { }
  88. };
  89. struct omap_hwmod_addr_space omap2_timer11_addrs[] = {
  90. {
  91. .pa_start = 0x48088000,
  92. .pa_end = 0x48088000 + SZ_1K - 1,
  93. .flags = ADDR_TYPE_RT
  94. },
  95. { }
  96. };
  97. struct omap_hwmod_addr_space omap2xxx_timer12_addrs[] = {
  98. {
  99. .pa_start = 0x4808a000,
  100. .pa_end = 0x4808a000 + SZ_1K - 1,
  101. .flags = ADDR_TYPE_RT
  102. },
  103. { }
  104. };
  105. struct omap_hwmod_addr_space omap2_mcspi1_addr_space[] = {
  106. {
  107. .pa_start = 0x48098000,
  108. .pa_end = 0x48098000 + SZ_256 - 1,
  109. .flags = ADDR_TYPE_RT,
  110. },
  111. { }
  112. };
  113. struct omap_hwmod_addr_space omap2_mcspi2_addr_space[] = {
  114. {
  115. .pa_start = 0x4809a000,
  116. .pa_end = 0x4809a000 + SZ_256 - 1,
  117. .flags = ADDR_TYPE_RT,
  118. },
  119. { }
  120. };
  121. struct omap_hwmod_addr_space omap2430_mcspi3_addr_space[] = {
  122. {
  123. .pa_start = 0x480b8000,
  124. .pa_end = 0x480b8000 + SZ_256 - 1,
  125. .flags = ADDR_TYPE_RT,
  126. },
  127. { }
  128. };
  129. struct omap_hwmod_addr_space omap2_dma_system_addrs[] = {
  130. {
  131. .pa_start = 0x48056000,
  132. .pa_end = 0x48056000 + SZ_4K - 1,
  133. .flags = ADDR_TYPE_RT
  134. },
  135. { }
  136. };
  137. struct omap_hwmod_addr_space omap2_mcbsp1_addrs[] = {
  138. {
  139. .name = "mpu",
  140. .pa_start = 0x48074000,
  141. .pa_end = 0x480740ff,
  142. .flags = ADDR_TYPE_RT
  143. },
  144. { }
  145. };
  146. struct omap_hwmod_addr_space omap2_hdq1w_addr_space[] = {
  147. {
  148. .pa_start = 0x480b2000,
  149. .pa_end = 0x480b2fff,
  150. .flags = ADDR_TYPE_RT,
  151. },
  152. { }
  153. };