common.inc 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539
  1. ;$Author: DCODY $
  2. ;$Date: 04 Sep 1992 16:40:48 $
  3. ;$Header: X:/sccs/inc/common.inv 1.2 04 Sep 1992 16:40:48 DCODY $
  4. ;$Log: X:/sccs/inc/common.inv $
  5. ;
  6. ; Rev 1.2 04 Sep 1992 16:40:48 DCODY
  7. ;
  8. ; Rev 1.1 25 Jun 1992 23:23:26 DCODY
  9. ;PAS2 update
  10. ;
  11. ; Rev 1.0 15 Jun 1992 09:58:38 BCRANE
  12. ;Initial revision.
  13. ;$Logfile: X:/sccs/inc/common.inv $
  14. ;$Modtimes$
  15. ;$Revision: 1.2 $
  16. ;$Workfile: common.inc $
  17. ; /*\
  18. ;---|*|----====< COMMON.INC >====----
  19. ;---|*|
  20. ;---|*| This file contains the Media Vision hardware definition equates, and.
  21. ;---|*| the PC hardware environment.
  22. ;---|*|
  23. ;---|*| Copyright (c) 1991,1992 Media Vision, Inc. All Rights Reserved.
  24. ;---|*|
  25. ; \*/
  26. ; Hardware associated with the PAS1/PAS2/CDPC
  27. DEFAULT_BASE EQU 00388h ;; default base I/O address
  28. ALT_BASE_1 EQU 00384h ;; first alternate address
  29. ALT_BASE_2 EQU 0038Ch ;; second alternate address
  30. ALT_BASE_3 EQU 00288h ;; third alternate address
  31. USE_ACTIVE_ADDR EQU 00000h ;; uses what is currently active
  32. DUALFM EQU 1 ;; Dual FM chips
  33. DUALMIXER EQU 1 ;; Dual mixers
  34. FILTER EQU 1 ;; Has filter after input mixer
  35. VOLUME EQU 1 ;; Has total volume control
  36. TEXTVERSIONHI EQU '01' ;; VERSION 01.00
  37. TEXTVERSIONLO EQU '00'
  38. SYSSPKRTMR EQU 00042h ;; System Speaker Timer Address
  39. SYSTMRCTLR EQU 00043h ;; System Timer Control Register
  40. SYSSPKRREG EQU 00061h ;; System Speaker Register
  41. JOYSTICK EQU 00201h ;; Joystick Register
  42. LFMADDR EQU 00388h ;; Left FM Synthesizer Address Register
  43. LFMDATA EQU 00389h ;; Left FM Synthesizer Data Register
  44. RFMADDR EQU 0038Ah ;; Right FM Synthesizer Address Register
  45. RFMDATA EQU 0038Bh ;; Right FM Synthesizer Data Register
  46. AUXADDR EQU 00788h ;; Auxiliary Register
  47. AUXDATA EQU 00789h ;; Auxiliary Register
  48. DFMADDR EQU 00788h ;; Dual FM Synthesizer Address Register
  49. DFMDATA EQU 00789h ;; Dual FM Synthesizer Data Register
  50. pAUDIOMIXR EQU 0078Bh ;; Parallel interface Audio Mixer Reg
  51. AUDIOMIXR EQU 00B88h ;; Audio Mixer Control Register
  52. AUDIOFILT EQU 00B8Ah ;; Audio Filter Control Register
  53. INTRCTLRST EQU 00B89h ;; Interrupt Control Status Register
  54. INTRCTLR EQU 00B8Bh ;; Interrupt Control Register write
  55. INTRCTLRRB EQU 00B8Bh ;; Interrupt Control Register read back
  56. PCMDATA EQU 00F88h ;; PCM data I/O register (low byte)
  57. PCMDATAH EQU 00F89h ;; PCM data I/O register (high byte)
  58. CROSSCHANNEL EQU 00F8Ah ;; Cross Channel Register
  59. SAMPLERATE EQU 01388h ;; (t0) Sample Rate Timer Register
  60. SAMPLECNT EQU 01389h ;; (t1) Sample Count Register
  61. SPKRTMR EQU 0138Ah ;; (t2) Local Speaker Timer Address
  62. TMRCTLR EQU 0138Bh ;; Local Timer Control Register
  63. MDIRQVECT EQU 01788H ;; MIDI-0 IRQ Vector Register
  64. MDSYSCTLR EQU 01789H ;; MIDI-1 System Control Register
  65. MDSYSSTAT EQU 0178AH ;; MIDI-2 IRQ Status Register
  66. MDIRQCLR EQU 0178BH ;; MIDI-3 IRQ Clear Register
  67. MDGROUP4 EQU 01B88H ;; MIDI-4 Group #1 Register (MDGROUP1)
  68. MDGROUP5 EQU 01B89H ;; MIDI-5 Group #2 Register (MDGROUP2)
  69. MDGROUP6 EQU 01B8AH ;; MIDI-6 Group #3 Register (MDGROUP3)
  70. MDGROUP7 EQU 01B8BH ;; MIDI-7 Group #4 Register (MDGROUP4)
  71. ;
  72. ; Factory Default Settings
  73. ;
  74. DEFAULTDMA equ 1 ;; DMA channel 1
  75. DEFAULTIRQ equ 7 ;; IRQ channel 7
  76. DEFAULTINT equ 65h ;; Interrupt # for software interface
  77. ;
  78. ; mixer select
  79. ;
  80. OUTPUTMIXER equ 00h ;; output mixer H/W select
  81. INPUTMIXER equ 40h ;; input mixer select
  82. DEFMIXER equ -1 ;; use last mixer selected
  83. MIXERMAX equ 1fh ;; maximum mixer setting
  84. MVVOLUMEMAX equ 3fh ;; MVA508 maximum mixer setting
  85. NSVOLUMEMAX equ 28h ;; National maximum mixer setting
  86. EQUALIZERMAX equ 0ch ;; maximum equalizer setting
  87. EQUALIZERMID equ 06h ;; maximum mid setting
  88. ;
  89. ; Filter register bits
  90. ;
  91. fFIdatabits equ 00011111B ;; filter select and decode field bits
  92. fFImutebits equ 00100000B ;; filter mute field bits
  93. fFIpcmbits equ 11000000B ;; filter sample rate field bits
  94. bFImute equ 00100000B ;; filter mute bit
  95. bFIsrate equ 01000000B ;; filter sample rate timer mask
  96. bFIsbuff equ 10000000B ;; filter sample buffer counter mask
  97. FILTERMAX equ 6 ;; six possible settings
  98. ;
  99. ; Cross Channel Bit definitions
  100. ;
  101. fCCcrossbits EQU 00001111B ;; cross channel bit field
  102. fCCpcmbits EQU 11110000B ;; pcm/dma control bit field
  103. bCCr2r EQU 00000001B ;; CROSSCHANNEL Right to Right
  104. bCCl2r EQU 00000010B ;; CROSSCHANNEL Left to Right
  105. bCCr2l EQU 00000100B ;; CROSSCHANNEL Right to Right
  106. bCCl2l EQU 00001000B ;; CROSSCHANNEL Left to Left
  107. bCCdac EQU 00010000B ;; DAC/ADC Control
  108. bCCmono EQU 00100000B ;; PCM Monaural Enable
  109. bCCenapcm EQU 01000000B ;; Enable PCM state machine
  110. bCCdrq EQU 10000000B ;; Enable DRQ bit
  111. ;
  112. ; Interrupt Control Register Bits
  113. ;
  114. fICintmaskbits EQU 00011111B ;; interrupt mask field bits
  115. fICrevbits EQU 11100000B ;; revision mask field bits
  116. fICidbits EQU 11100000B ;; Board revision ID field bits
  117. bICleftfm EQU 00000001B ;; Left FM interrupt enable
  118. bICritfm EQU 00000010B ;; Right FM interrupt enable
  119. bICsamprate EQU 00000100B ;; Sample Rate timer interrupt enable
  120. bICsampbuff EQU 00001000B ;; Sample buffer timer interrupt enable
  121. bICmidi EQU 00010000B ;; MIDI interrupt enable
  122. fICrevshr EQU 5 ;; rotate rev bits to lsb
  123. ;
  124. ; Interrupt Status Register Bits
  125. ;
  126. fISints EQU 00011111B ;; Interrupt bit field
  127. bISleftfm EQU 00000001B ;; Left FM interrupt active
  128. bISritfm EQU 00000010B ;; Right FM interrupt active
  129. bISsamprate EQU 00000100B ;; Sample Rate timer interrupt active
  130. bISsampbuff EQU 00001000B ;; Sample buffer timer interrupt active
  131. bISmidi EQU 00010000B ;; MIDI interrupt active
  132. bISPCMlr EQU 00100000B ;; PCM left/right active
  133. bISActive EQU 01000000B ;; Hardware is active (not in reset)
  134. bISClip EQU 10000000B ;; Sample Clipping has occured
  135. ;
  136. ; cross channel channel #s
  137. ;
  138. RIGHT2RIGHT equ 00h ;; right to right
  139. LEFT2RIGHT equ 01h ;; left to right
  140. RIGHT2LEFT equ 02h ;; right to left
  141. LEFT2LEFT equ 03h ;; left to left
  142. ;
  143. ; left/right mixer channel selection
  144. ;
  145. ; left channel values
  146. L_FM equ 01h
  147. L_IMIXER equ 02h
  148. L_EXT equ 03h
  149. L_INT equ 04h
  150. L_MIC equ 05h
  151. L_PCM equ 06h
  152. L_SPEAKER equ 07h
  153. L_FREE equ 00h
  154. L_SBDAC equ 00h
  155. ; right channel values
  156. R_FM equ 08h
  157. R_IMIXER equ 09h
  158. R_EXT equ 0Ah
  159. R_INT equ 0Bh
  160. R_MIC equ 0Ch
  161. R_PCM equ 0Dh
  162. R_SPEAKER equ 0Eh
  163. R_FREE equ 0Fh
  164. R_SBDAC equ 0Fh
  165. ; Mixer register bits
  166. fMImixerbits EQU 00010111B ;; mixer control bit fields
  167. fMIspkrbits EQU 01000000B ;; speaker integrator field bits
  168. bMIdata EQU 00000001B ;; data bit
  169. bMIclock EQU 00000010B ;; clock strobe
  170. bMImistrb EQU 00000100B ;; mixer output strobe
  171. bMIna1 EQU 00001000B ;; not used
  172. bMIvol EQU 00010000B ;; total volume enabled
  173. bMIna2 EQU 00100000B ;; not used
  174. bMIspkrint EQU 01000000B ;; speaker integrator
  175. bMImonofm EQU 10000000B ;; make both FMs mono
  176. bMIfmreset EQU bMIdata ;; OPL3 FM chip reset
  177. bMIdacreset EQU bMIclock ;; CODEC reset
  178. bMIsbreset EQU bMImistrb ;; SB microprocessor reset
  179. bMI508reset EQU bMIvol ;; MVA508 reset
  180. ; volume control channel #s
  181. VOLMUTE equ 40h ;; MUTE button
  182. VOLLOUDENH equ 41h ;; LOUDNESS and ENHANCED STEREO switch
  183. VOLBASS equ 42h ;; BASS level setting
  184. VOLTREBLE equ 43h ;; TREBLE level setting
  185. VOLLEFT equ 44h ;; MASTER LEFT LEVEL settting
  186. VOLRIGHT equ 45h ;; MASTER RIGHT LEVEL settting
  187. VOLMODE equ 46h ;; Model Select Left/Stereo/Right
  188. bVOLEbass equ 0001b ;; enhanced bass bit
  189. bVOLEstereo equ 0010b ;; enhanced stereo bit
  190. ; output control
  191. pmADDRSELECT equ 80h ;; Parallel mixer addr select
  192. pmDATASELECT equ 00h ;; Parallel mixer data select
  193. ; mixer channel programming selection
  194. pmCHANNELLR equ 00h ;; Left/Right channel select
  195. pmCHANNELL equ 20h ;; Left channel only select
  196. pmCHANNELR equ 40h ;; Right channel only select
  197. ; device select
  198. pmMIXERSELECT equ 10h ;; Parallel Mixer device select
  199. pmVOLUMESELECT equ 00h ;; Parallel Volume device select
  200. ; Volume Device selects
  201. pmVOLUMEA equ 01h ;; Left/Right channel select
  202. pmVOLUMEB equ 02h ;; Left/Right channel select
  203. pmVOLUMEBASS equ 03h ;; Left/Right channel select
  204. pmVOLUMETREB equ 04h ;; Left/Right channel select
  205. pmVOLUMEMODE equ 05h ;; Left/Right channel select
  206. ; mixer selection
  207. pmOUTPUTMIXER equ 00h ;; Mixer-A selection
  208. pmINPUTMIXER equ 20h ;; Mixer-B selection
  209. ; mixer channel swap
  210. pmCHSWAP equ 40h ;; Mixer channel reroute
  211. ;;
  212. ; int 2F application ID codes
  213. INT2FCODE1 equ 0BCH ;; Bryan's initials
  214. ; int 2F ID (func 0) return register values
  215. INT2FREGBX equ 6D00h ;; 'm '
  216. INT2FREGCX equ 0076h ;; ' v'
  217. INT2FREGDX equ 2020h ;; UPPERCASE XOR MASK
  218. ; hardware specific equates for the MV101 (digital ASIC)
  219. MASTERADDRP equ 09a01h ;; Master Address Pointer (w)
  220. MIDIPRESCALE equ 01788h ;; MIDI prescale (r/w)
  221. MIDITIMER equ 01789h ;; MIDI Timer (r/w)
  222. MIDIDATA equ 0178ah ;; MIDI Data (r/w)
  223. MIDICONTROL equ 0178bh ;; MIDI Control (r/w)
  224. MIDISTATUS equ 01b88h ;; MIDI Status (r/w)
  225. MIDIFIFOS equ 01b89h ;; MIDI Fifo Status (r/w)
  226. MIDICOMPARE equ 01b8ah ;; MIDI Compare Time (r/w)
  227. MIDITEST equ 01b8bh ;; MIDI Test (w)
  228. MASTERCHIPR equ 0ff88h ;; Master Chip Rev (r)
  229. SLAVECHIPR equ 0ef88h ;; Slave Chip Rev (r)
  230. ENHANCEDSCSI equ 07f89h ;; Enhanced SCSI detect port
  231. SYSCONFIG1 equ 08388h ;; System Config 1 (r/w)
  232. SYSCONFIG2 equ 08389h ;; System Config 2 (r/w)
  233. SYSCONFIG3 equ 0838ah ;; System Config 3 (r/w)
  234. SYSCONFIG4 equ 0838bh ;; System Config 4 (r/w)
  235. IOCONFIG1 equ 0f388h ;; I/O Config 1 (r/w)
  236. IOCONFIG2 equ 0f389h ;; I/O Config 2 (r/w)
  237. IOCONFIG3 equ 0f38ah ;; I/O Config 3 (r/w)
  238. IOCONFIG4 equ 0f38bh ;; I/O Config 4 (r/w)
  239. COMPATREGE equ 0f788h ;; Compatible Rgister Enable (r/w)
  240. EMULADDRP equ 0f789h ;; Emulation Address Pointer (r/w)
  241. WAITSTATE equ 0bf88h ;; Wait State (r/w)
  242. PUSHBUTTON equ 0e388h ;; Push Button (slave) (???)
  243. AUXINTSTAT equ 0e38ah ;; Aux Int Status (???)
  244. AUXINTENA equ 0e38bh ;; Aux Int Enable (???)
  245. OVRSMPPRE equ 0bf8ah ;; Over Sample Prescale (r/w)
  246. ANALSERD equ 0bf89h ;; Analog Chip Serial Data (w)
  247. MASTERMODRD equ 0ff8bh ;; Master Mode Read (r)
  248. SLAVEMODRD equ 0ef8bh ;; Slave Mode Read (r)
  249. INTWATCHDOG equ 0fb8bh ;; Interrupt Watch Dog (???)
  250. MASTERuPDATA equ 0fb88h ;; Master uP Data (???)
  251. MASTERuPCMD equ 0fb89h ;; Master uP Command/Status (???)
  252. MASTERuPRST equ 0fb8ah ;; Master uP Restart (???)
  253. SLAVEuPDATA equ 0eb88h ;; Slave uP Data (???)
  254. SLAVEuPCMD equ 0eb88h ;; Slave uP Command/Status (???)
  255. SLAVEuPRST equ 0eb88h ;; Slave uP Restart (???)
  256. CDTOCOUNTER equ 04388h ;; CD-ROM timeout counter (r/w)
  257. CDTOSTAT equ 04389h ;; CD-ROM timeout status (r/w)
  258. LEFTVURD equ 02388h ;; Left VU Read (r)
  259. RITVURD equ 02389h ;; Right VU Read (r)
  260. SBRST equ 00206h ;; SB Reset (w)
  261. SBDATA equ 0020Ah ;; SB Data Read (r)
  262. SBCMD equ 0020Ch ;; SB CMD Write/Status Read (r/w)
  263. SBSTAT equ 0020Eh ;; SB Data Status (r)
  264. MPUDATA equ 00300h ;; MPU-401 data reg (r/w)
  265. MPUCMD equ 00301h ;; MPU-401 command reg (r/w)
  266. ; Sys Config 1
  267. bSC1timena equ 00000001b ;; shadow enable
  268. bSC1pcmemu equ 00000010b ;; PCM Emulation of PAS1
  269. bSC128mhz equ 00000100b ;; 28mhz clock divisor
  270. bSC1invcom equ 00001000b ;; invert COM port interrupt input
  271. bSC1stspea equ 00010000b ;; stereoize pc speaker
  272. bSC1realsnd equ 00100000b ;; smart real sound emulatio
  273. bSC1d6 equ 01000000b ;;
  274. bSC1mstrst equ 10000000b ;; master chip reset
  275. ; Sys Config 2
  276. bSC2ovrsmp equ 00000011b ;; oversampling 0,1,2,4
  277. bSC216bit equ 00000100b ;; 16 bit audio
  278. bSC212bit equ 00001000b ;; 12 bit interleaving (d2 must be set too)
  279. bSC2msbinv equ 00010000b ;; invert MSB from standard method
  280. bSC2slavport equ 01100000b ;; slave port bits
  281. bSC2vcolock equ 10000000b ;; VCO locked (Sample Rate Clock Valid)
  282. ; Sys Config 3
  283. bSC328mhzfil equ 00000001b ;; PCM Rate uses 28mhz
  284. bSC31mhzsb equ 00000010b ;; 1mhz timer for SB sample rate
  285. bSC3vcoinv equ 00000100b ;; invert VCO output
  286. bSC3bclkinv equ 00001000b ;; invert BCLK form 16 bit DAC
  287. bSC3lrsync equ 00010000b ;; 0=L/R, 1 = Sync Pulse
  288. bSC3d5 equ 00100000b ;;
  289. bSC3d6 equ 01000000b ;;
  290. bSC3d7 equ 10000000b ;;
  291. ; Sys Config 4
  292. bSC4drqahi equ 00000001b ;; DRQ from drive active high
  293. bSC4dackahi equ 00000010b ;; DRQ from drive active high
  294. bSC4intahi equ 00000100b ;; INT from drive active high
  295. bSC4drqvalid equ 00001000b ;; DRQ line valid from drive
  296. bSC4comena equ 00010000b ;; enable COM interrupt
  297. bSC4enascsi equ 00100000b ;; enable SCSI interrupt
  298. bSC4drqptr equ 11000000b ;; DRQ timing pointer bits
  299. ; I/O Config 1
  300. bIC1ps2ena equ 00000001b ;; Enable Chip (PS2 only)
  301. bIC1comdcd equ 00000110b ;; COM port decode pointer
  302. bIC1comint equ 00111000b ;; COM port interrupt pointer
  303. bIC1joyena equ 01000000b ;; Enable joystick read
  304. bIC1wporena equ 10000000b ;; Enable warm boot reset
  305. ; I/O Config 2
  306. bIC2dmaptr equ 00000111b ;; DMA channel select
  307. ;;bIC28dmaptr equ 00001111b ;; 8 bit DMA channel select
  308. ;;bIC216dmaptr equ 11110000b ;; 16 bit DMA channel select
  309. ; I/O Config 3
  310. bIC3pcmint equ 00001111b ;; pcm IRQ channel select
  311. bIC3cdint equ 11110000b ;; cd IRQ channel select
  312. ; Compatibility Register
  313. cpMPUEmulation equ 00000001b ;; MPU emuation is on bit
  314. cpSBEmulation equ 00000010b ;; SB emuation is on bit
  315. ; Emulation Address Pointer
  316. epSBptr equ 00001111b ;; bit field for SB emulation
  317. epMPUptr equ 11110000b ;; bit field for MPU emulation
  318. ; Slave Mode Read
  319. bSMRDdrvtyp equ 00000011b ;; drive interface type
  320. bSMRDfmtyp equ 00000100b ;; FM chip type
  321. bSMRDdactyp equ 00001000b ;; 16 bit dac (1) or 8 bit dac (0)
  322. bSMRDimidi equ 00010000b ;; use internal MIDI
  323. bSMRDswrep equ 10000000b ;; switch is auto repeating
  324. ; Master Mode Read
  325. bMMRDatps2 equ 00000001b ;; AT(1) or PS2(0) bus
  326. bMMRDtmremu equ 00000010b ;; timer emulation enabled
  327. bMMRDmsmd equ 00000100b ;; master/slave mode
  328. bMMRDslave equ 00001000b ;; slave power on or device present
  329. bMMRDattim equ 00010000b ;; xt/at timing
  330. bMMRDmstrev equ 11100000b ;; master rev level
  331. ; MIDI Control Register
  332. bMCRenatstmp equ 00000001b ;; MIDI enable time stamp interrupt
  333. bMCRenacmptm equ 00000010b ;; MIDI enable compare time interrupt
  334. bMCRenafifoi equ 00000100b ;; MIDI enable FIFO input interrupt
  335. bMCRenafifoo equ 00001000b ;; MIDI enable FIFO output interrupt
  336. bMCRenafifooh equ 00010000b ;; MIDI enable FIFO output half int
  337. bMCRrstfifoi equ 00100000b ;; MIDI reset Input FIFO pointer
  338. bMCRrstfifoo equ 01000000b ;; MIDI reset Output FIFO pointer
  339. bMCRechoio equ 10000000b ;; MIDI echo input to output (THRU)
  340. ; MIDI Status Register
  341. bMSRtimstamp equ 00000001b ;; MIDI time stamp interrupt
  342. bMSRcmptime equ 00000010b ;; MIDI compare time interrupt
  343. bMSRififo equ 00000100b ;; MIDI input FIFO data avail interrupt
  344. bMSRofifo equ 00001000b ;; MIDI output FIFO empty interrupt
  345. bMSRofifohalf equ 00010000b ;; MIDI output FIFO half empty interrupt
  346. bMSRififoovr equ 00100000b ;; MIDI input FIFO overrun error
  347. bMSRofifoovr equ 01000000b ;; MIDI output FIFO overrun error
  348. bMSRframeerr equ 10000000b ;; MIDI frame error
  349. ; MIDI FIFO count
  350. bMFCififo equ 00001111b ;; MIDI input FIFO count
  351. bMFCofifo equ 11110000b ;; MIDI output FIFO count
  352. ; Aux interrupt status/enable
  353. bAUfmrit equ 00000001b ;; FM right interrupt
  354. bAUpushb equ 00000010b ;; push button active
  355. bAUslavecpu equ 00000100b ;; slave coprocessor
  356. bAUaux0int equ 00001000b ;; aux 0 interrupt
  357. bAUaux1int equ 00010000b ;; aux 1 interrupt
  358. bAUaux2int equ 00100000b ;; aux 2 interrupt
  359. bAUaux3int equ 01000000b ;; aux 3 interrupt
  360. bAUmastrcpu equ 10000000b ;; master coprocessor or emulation active
  361. ; Push Buttons on the Front Panel
  362. bPSHmute equ 00000001b ;; mute on the front panel
  363. bPSHdnarrow equ 00000010b ;; down arrow on the front panel
  364. bPSHuparrow equ 00000100b ;; up arrow on the front panel
  365. bPSauxbit1 equ 00001000b ;; unused bit...
  366. bPSauxbit2 equ 00010000b ;; unused bit...
  367. bPSauxbit3 equ 00100000b ;; unused bit...
  368. bPSauxbit4 equ 01000000b ;; unused bit...
  369. bPSauxbit5 equ 10000000b ;; unused bit...
  370. ;---------------------------====< PC HARDWARE >====---------------------------
  371. ; Interrupt Controller #1 Port Addresses and Interrupt Masks
  372. IRQ1MASKREG EQU 021h ;; 8259 mask register
  373. IRQ1ACKREG EQU 020h ;; 8259 INT acknowledge register
  374. INT0MSK EQU 00000001B ;; interrupt 0 mask
  375. INT1MSK EQU 00000010B ;; interrupt 1 mask
  376. INT2MSK EQU 00000100B ;; interrupt 2 mask
  377. INT3MSK EQU 00001000B ;; interrupt 3 mask
  378. INT4MSK EQU 00010000B ;; interrupt 4 mask
  379. INT5MSK EQU 00100000B ;; interrupt 5 mask
  380. INT6MSK EQU 01000000B ;; interrupt 6 mask
  381. INT7MSK EQU 10000000B ;; interrupt 7 mask
  382. ; Interrupt Controller #2 Port Addresses and Interrupt Masks
  383. IRQ2MASKREG EQU 0A1h ;; 8259 mask register
  384. IRQ2ACKREG EQU 0A0h ;; 8259 INT acknowledge register
  385. INT8MSK EQU 00000001B ;; interrupt 8 mask
  386. INT9MSK EQU 00000010B ;; interrupt 9 mask
  387. INTAMSK EQU 00000100B ;; interrupt A mask
  388. INTBMSK EQU 00001000B ;; interrupt B mask
  389. INTCMSK EQU 00010000B ;; interrupt C mask
  390. INTDMSK EQU 00100000B ;; interrupt D mask
  391. INTEMSK EQU 01000000B ;; interrupt E mask
  392. INTFMSK EQU 10000000B ;; interrupt F mask
  393. EOI EQU 020h ;; non specific end of interrupt
  394. ; dma controller #1 port addresses
  395. DMAC0ADDR EQU 000h ;; DMA channel 0 Base & Current Address
  396. DMAC0COUNT EQU 001h ;; DMA channel 0 Base & Current Count
  397. DMAC1ADDR EQU 002h ;; DMA channel 1 Base & Current Address
  398. DMAC1COUNT EQU 003h ;; DMA channel 1 Base & Current Count
  399. DMAC2ADDR EQU 004h ;; DMA channel 2 Base & Current Address
  400. DMAC2COUNT EQU 005h ;; DMA channel 2 Base & Current Count
  401. DMAC3ADDR EQU 006h ;; DMA channel 3 Base & Current Address
  402. DMAC3COUNT EQU 007h ;; DMA channel 3 Base & Current Count
  403. DMA2C4ADDR EQU 0C0h ;; DMA channel 4 Base & Current Address
  404. DMA2C4COUNT EQU 0C2h ;; DMA channel 4 Base & Current Count
  405. DMA2C5ADDR EQU 0C4h ;; DMA channel 5 Base & Current Address
  406. DMA2C5COUNT EQU 0C6h ;; DMA channel 5 Base & Current Count
  407. DMA2C6ADDR EQU 0C8h ;; DMA channel 6 Base & Current Address
  408. DMA2C6COUNT EQU 0CAh ;; DMA channel 6 Base & Current Count
  409. DMA2C7ADDR EQU 0CCh ;; DMA channel 7 Base & Current Address
  410. DMA2C7COUNT EQU 0CEh ;; DMA channel 7 Base & Current Count
  411. DMARDSTAT EQU 008h ;; DMA read status
  412. DMAWRCNTRL EQU 008h ;; DMA write command register
  413. DMAWREQ EQU 009h ;; DMA write request register
  414. DMAWRSMR EQU 00Ah ;; DMA write single mask register
  415. DMAWRMODE EQU 00Bh ;; DMA write mode register
  416. DMACLEAR EQU 00Ch ;; DMA clear low/high flip-flop
  417. DMARDTEMP EQU 00Dh ;; DMA read temp register
  418. DMAWRCLR EQU 00Dh ;; DMA write master clear
  419. DMACLRMSK EQU 00Eh ;; DMA clear mask register
  420. DMAWRALL EQU 00Fh ;; DMA write all mask register bits
  421. DMA2RDSTAT EQU 0D0h ;; DMA read status
  422. DMA2WRCNTRL EQU 0D0h ;; DMA write command register
  423. DMA2WREQ EQU 0D2h ;; DMA write request register
  424. DMA2WRSMR EQU 0D4h ;; DMA write single mask register
  425. DMA2WRMODE EQU 0D6h ;; DMA write mode register
  426. DMA2CLEAR EQU 0D8h ;; DMA clear low/high flip-flop
  427. DMA2RDTEMP EQU 0DAh ;; DMA read temp register
  428. DMA2WRCLR EQU 0DAh ;; DMA write master clear
  429. DMA2CLRMSK EQU 0DCh ;; DMA clear mask register
  430. DMA2WRALL EQU 0DEh ;; DMA write all mask register bits
  431. CH0PAGEREG EQU 087h ;; Channel 0 Page Register
  432. CH1PAGEREG EQU 083h ;; Channel 1 Page Register
  433. CH2PAGEREG EQU 081h ;; Channel 2 Page Register
  434. CH3PAGEREG EQU 082h ;; Channel 3 Page Register
  435. CH5PAGEREG EQU 08Bh ;; Channel 5 Page Register
  436. CH6PAGEREG EQU 089h ;; Channel 6 Page Register
  437. CH7PAGEREG EQU 08Ah ;; Channel 7 Page Register
  438. ;
  439. ; /*\
  440. ;---|*| end of COMMON.INC
  441. ; \*/
  442. ;