


Note on $\overline{\text{ISP_ENABLE}}$

HIGH: CS, SCK MISO, MOSI connected to both VL670 and ISP debug header.

LOW: VL670 disconnected.
Only ISP_CS, ISP_SCK, ISP_MISO, ISP_MOSI on the debug header is connected to EEPROM.



Note on $\overline{\text{WP}}$

Bridge JP1 to GND to avoid malicious BadUSB-style reprogramming.
Cut JP1 to allow writes.

Note on $\overline{\text{HOLD}}$

$\overline{\text{HOLD}}$ is actually NC on GD25D05, but pulled high for compatibility.
Alternative: MX25L512

License: CC 0, "No Rights Reserved"

To the extent possible under law,
the designer has waived all copyright and related or neighboring rights.
<https://creativecommons.org/publicdomain/zero/1.0/>

Copyright (C) 2021 Tom Li (niconiconi)

Sheet: /eeprom/

File: eeprom.sch


Title: EEPROM and SPI Schematic – VL670 Development Board

Size: A4 Date: 2021-06-29

Rev: v0.01

KiCad E.D.A. kicad 5.1.10-1.fc33

Id: 3/4



manual stencil printing
rough alignment

FID1
Fiducial

FID3
Fiducial

FID5
Fiducial

FID7
Fiducial

fine alignment

FID2
Fiducial

FID4
Fiducial

FID6
Fiducial

FID8
Fiducial

License: CC 0, "No Rights Reserved"

To the extent possible under law,

the designer has waived all copyright and related or neighboring rights.

<https://creativecommons.org/publicdomain/zero/1.0/>

Copyright (C) 2021 Tom Li (niconiconi)

Sheet: /layout/

File: layout.sch

Title: PCB-specific Schematic – VL670 Development Board

Size: A4

Date: 2021-06-29

Rev: v0.01

KiCad E.D.A. kicad 5.1.10-1.fc33

Id: 4/4