 Michael Buesch
|
0e4226eb30
phy-fpha: Declare miso as inout
|
%!s(int64=5) %!d(string=hai) anos |
|
Michael Buesch
|
ad522e1e42
phy-fpha: Use PLL
|
%!s(int64=5) %!d(string=hai) anos |
|
Michael Buesch
|
f592bcdc5f
phy-fpga: Add TX-active output pin
|
%!s(int64=5) %!d(string=hai) anos |
|
Michael Buesch
|
00894593b8
fpga: Invert ifdef logic
|
%!s(int64=5) %!d(string=hai) anos |
|
Michael Buesch
|
bf2afdb4e8
fpga: re-arrange pins
|
%!s(int64=5) %!d(string=hai) anos |
|
Michael Buesch
|
fbcc4d4c7b
fpga: Move target specific code to target module
|
%!s(int64=5) %!d(string=hai) anos |
|
Michael Buesch
|
2a97e0444f
fpga: Add LED blinker
|
%!s(int64=5) %!d(string=hai) anos |
|
Michael Buesch
|
43f15c4796
fpga: Add basic support for other targets
|
%!s(int64=5) %!d(string=hai) anos |
|
Michael Buesch
|
e2542fed3c
Add FPGA PHY source code
|
%!s(int64=5) %!d(string=hai) anos |
