Home Explore Help
Sign In
mbuesch
/
crcgen
Watch 1
Star 0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Branch: vhdl
Branches Tags
crcgen
/
README.rst

README.rst 923 B
Permalink History Raw

1234567891011121314151617 
  1. CRC algorithm code generator
    2. 

  2. ============================
    3. 

  3. 

  4. This tool generates synthesizable Verilog code for use in FPGAs to calculate CRC (Cyclic Redundancy Check) checksums.
    5. 

  5. 

  6. 

  7. License
    8. 

  8. =======
    9. 

  9. 

  10. Copyright (c) 2019 Michael Buesch <m@bues.ch>
    11. 

  11. 

  12. This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.
    13. 

  13. 

  14. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.
    15. 

  15. 

  16. You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
    17. 

  17.