tms9914.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291
  1. /***************************************************************************
  2. tms9914.h
  3. -------------------
  4. begin : Feb 2002
  5. copyright : (C) 2002 by Frank Mori Hess
  6. email : fmhess@users.sourceforge.net
  7. ***************************************************************************/
  8. /***************************************************************************
  9. * *
  10. * This program is free software; you can redistribute it and/or modify *
  11. * it under the terms of the GNU General Public License as published by *
  12. * the Free Software Foundation; either version 2 of the License, or *
  13. * (at your option) any later version. *
  14. * *
  15. ***************************************************************************/
  16. #ifndef _TMS9914_H
  17. #define _TMS9914_H
  18. #include <linux/types.h>
  19. #include <linux/interrupt.h>
  20. #include "gpib_state_machines.h"
  21. #include "gpib_types.h"
  22. enum tms9914_holdoff_mode
  23. {
  24. TMS9914_HOLDOFF_NONE,
  25. TMS9914_HOLDOFF_EOI,
  26. TMS9914_HOLDOFF_ALL,
  27. };
  28. /* struct used to provide variables local to a tms9914 chip */
  29. typedef struct tms9914_private_struct tms9914_private_t;
  30. struct tms9914_private_struct
  31. {
  32. void *iobase;
  33. unsigned int offset; // offset between successive tms9914 io addresses
  34. unsigned int dma_channel;
  35. // software copy of bits written to interrupt mask registers
  36. uint8_t imr0_bits, imr1_bits;
  37. // bits written to address mode register
  38. uint8_t admr_bits;
  39. uint8_t auxa_bits; // bits written to auxilliary register A
  40. // used to keep track of board's state, bit definitions given below
  41. unsigned long state;
  42. uint8_t eos; // eos character
  43. short eos_flags;
  44. uint8_t spoll_status;
  45. enum tms9914_holdoff_mode holdoff_mode;
  46. unsigned int ppoll_line;
  47. enum talker_function_state talker_state;
  48. enum listener_function_state listener_state;
  49. unsigned ppoll_sense : 1;
  50. unsigned ppoll_enable : 1;
  51. unsigned ppoll_configure_state : 1;
  52. unsigned primary_listen_addressed : 1;
  53. unsigned primary_talk_addressed : 1;
  54. unsigned holdoff_on_end : 1;
  55. unsigned holdoff_on_all : 1;
  56. unsigned holdoff_active : 1;
  57. // wrappers for outb, inb, readb, or writeb
  58. uint8_t (*read_byte)(tms9914_private_t *priv, unsigned int register_number);
  59. void (*write_byte)(tms9914_private_t *priv, uint8_t byte, unsigned int
  60. register_number);
  61. };
  62. // slightly shorter way to access read_byte and write_byte
  63. static inline uint8_t read_byte(tms9914_private_t *priv, unsigned int register_number)
  64. {
  65. return priv->read_byte(priv, register_number);
  66. }
  67. static inline void write_byte(tms9914_private_t *priv, uint8_t byte, unsigned int register_number)
  68. {
  69. priv->write_byte(priv, byte, register_number);
  70. }
  71. // tms9914_private_t.state bit numbers
  72. enum
  73. {
  74. PIO_IN_PROGRESS_BN, // pio transfer in progress
  75. DMA_READ_IN_PROGRESS_BN, // dma read transfer in progress
  76. DMA_WRITE_IN_PROGRESS_BN, // dma write transfer in progress
  77. READ_READY_BN, // board has data byte available to read
  78. WRITE_READY_BN, // board is ready to send a data byte
  79. COMMAND_READY_BN, // board is ready to send a command byte
  80. RECEIVED_END_BN, // received END
  81. BUS_ERROR_BN, // bus error
  82. DEV_CLEAR_BN, // device clear received
  83. };
  84. // interface functions
  85. int tms9914_read(gpib_board_t *board, tms9914_private_t *priv,
  86. uint8_t *buffer, size_t length, int *end, size_t *bytes_read);
  87. int tms9914_write(gpib_board_t *board, tms9914_private_t *priv,
  88. uint8_t *buffer, size_t length, int send_eoi, size_t *bytes_written);
  89. ssize_t tms9914_command(gpib_board_t *board, tms9914_private_t *priv,
  90. uint8_t *buffer, size_t length);
  91. int tms9914_take_control(gpib_board_t *board, tms9914_private_t *priv,
  92. int syncronous);
  93. int tms9914_go_to_standby(gpib_board_t *board, tms9914_private_t *priv);
  94. void tms9914_request_system_control( gpib_board_t *board, tms9914_private_t *priv,
  95. int request_control );
  96. void tms9914_interface_clear(gpib_board_t *board, tms9914_private_t *priv, int assert);
  97. void tms9914_remote_enable(gpib_board_t *board, tms9914_private_t *priv, int enable);
  98. int tms9914_enable_eos(gpib_board_t *board, tms9914_private_t *priv,
  99. uint8_t eos_bytes, int compare_8_bits);
  100. void tms9914_disable_eos(gpib_board_t *board, tms9914_private_t *priv);
  101. unsigned int tms9914_update_status( gpib_board_t *board, tms9914_private_t *priv,
  102. unsigned int clear_mask );
  103. void tms9914_primary_address(gpib_board_t *board,
  104. tms9914_private_t *priv, unsigned int address);
  105. void tms9914_secondary_address(gpib_board_t *board, tms9914_private_t *priv,
  106. unsigned int address, int enable);
  107. int tms9914_parallel_poll(gpib_board_t *board, tms9914_private_t *priv, uint8_t *result);
  108. void tms9914_parallel_poll_configure( gpib_board_t *board,
  109. tms9914_private_t *priv, uint8_t config );
  110. void tms9914_parallel_poll_response( gpib_board_t *board,
  111. tms9914_private_t *priv, int ist );
  112. void tms9914_serial_poll_response(gpib_board_t *board, tms9914_private_t *priv, uint8_t status);
  113. uint8_t tms9914_serial_poll_status( gpib_board_t *board, tms9914_private_t *priv );
  114. int tms9914_line_status( const gpib_board_t *board, tms9914_private_t *priv );
  115. unsigned int tms9914_t1_delay( gpib_board_t *board, tms9914_private_t *priv,
  116. unsigned int nano_sec );
  117. void tms9914_return_to_local( const gpib_board_t *board, tms9914_private_t *priv );
  118. // utility functions
  119. void tms9914_board_reset(tms9914_private_t *priv);
  120. void tms9914_online( gpib_board_t *board, tms9914_private_t *priv );
  121. void tms9914_release_holdoff(tms9914_private_t *priv);
  122. void tms9914_set_holdoff_mode(tms9914_private_t *priv, enum tms9914_holdoff_mode mode);
  123. // wrappers for io functions
  124. uint8_t tms9914_ioport_read_byte(tms9914_private_t *priv, unsigned int register_num);
  125. void tms9914_ioport_write_byte(tms9914_private_t *priv, uint8_t data, unsigned int register_num);
  126. uint8_t tms9914_iomem_read_byte(tms9914_private_t *priv, unsigned int register_num);
  127. void tms9914_iomem_write_byte(tms9914_private_t *priv, uint8_t data, unsigned int register_num);
  128. // interrupt service routine
  129. irqreturn_t tms9914_interrupt(gpib_board_t *board, tms9914_private_t *priv );
  130. irqreturn_t tms9914_interrupt_have_status(gpib_board_t *board, tms9914_private_t *priv, int status1,
  131. int status2);
  132. // tms9914 has 8 registers
  133. static const int tms9914_num_registers = 8;
  134. /* tms9914 register numbers (might need to be multiplied by
  135. * a board-dependent offset to get actually io address offset)
  136. */
  137. // write registers
  138. enum
  139. {
  140. IMR0 = 0, /* interrupt mask 0 */
  141. IMR1 = 1, /* interrupt mask 1 */
  142. AUXCR = 3, /* auxiliary command */
  143. ADR = 4, // address register
  144. SPMR = 5, // serial poll mode register
  145. PPR = 6, /* parallel poll */
  146. CDOR = 7, /* data out register */
  147. };
  148. // read registers
  149. enum
  150. {
  151. ISR0 = 0, /* interrupt status 0 */
  152. ISR1 = 1, /* interrupt status 1 */
  153. ADSR = 2, /* address status */
  154. BSR = 3, /* bus status */
  155. CPTR = 6, /* command pass thru */
  156. DIR = 7, /* data in register */
  157. };
  158. //bit definitions common to tms9914 compatible registers
  159. /* ISR0 - Register bits */
  160. enum isr0_bits
  161. {
  162. HR_MAC = ( 1 << 0 ), /* My Address Change */
  163. HR_RLC = ( 1 << 1 ), /* Remote/Local change */
  164. HR_SPAS = ( 1 << 2 ), /* Serial Poll active State */
  165. HR_END = ( 1 << 3 ), /* END (EOI or EOS) */
  166. HR_BO = ( 1 << 4 ), /* Byte Out */
  167. HR_BI = ( 1 << 5 ), /* Byte In */
  168. };
  169. /* IMR0 - Register bits */
  170. enum imr0_bits
  171. {
  172. HR_MACIE = ( 1 << 0 ), /* */
  173. HR_RLCIE = ( 1 << 1 ), /* */
  174. HR_SPASIE = ( 1 << 2 ), /* */
  175. HR_ENDIE = ( 1 << 3 ), /* */
  176. HR_BOIE = ( 1 << 4 ), /* */
  177. HR_BIIE = ( 1 << 5 ), /* */
  178. };
  179. /* ISR1 - Register bits */
  180. enum isr1_bits
  181. {
  182. HR_IFC = ( 1 << 0 ), /* IFC asserted */
  183. HR_SRQ = ( 1 << 1 ), /* SRQ asserted */
  184. HR_MA = ( 1 << 2 ), /* My Adress */
  185. HR_DCAS = ( 1 << 3 ), /* Device Clear active State */
  186. HR_APT = ( 1 << 4 ), /* Adress pass Through */
  187. HR_UNC = ( 1 << 5 ), /* Unrecognized Command */
  188. HR_ERR = ( 1 << 6 ), /* Data Transmission Error */
  189. HR_GET = ( 1 << 7 ), /* Group execute Trigger */
  190. };
  191. /* IMR1 - Register bits */
  192. enum imr1_bits
  193. {
  194. HR_IFCIE = ( 1 << 0 ), /* */
  195. HR_SRQIE = ( 1 << 1 ), /* */
  196. HR_MAIE = ( 1 << 2 ), /* */
  197. HR_DCASIE = ( 1 << 3 ), /* */
  198. HR_APTIE = ( 1 << 4 ), /* */
  199. HR_UNCIE = ( 1 << 5 ), /* */
  200. HR_ERRIE = ( 1 << 6 ), /* */
  201. HR_GETIE = ( 1 << 7 ), /* */
  202. };
  203. /* ADSR - Register bits */
  204. enum adsr_bits
  205. {
  206. HR_ULPA = ( 1 << 0 ), /* Store last address LSB */
  207. HR_TA = ( 1 << 1 ), /* Talker Adressed */
  208. HR_LA = ( 1 << 2 ), /* Listener adressed */
  209. HR_TPAS = ( 1 << 3 ), /* talker primary adress state */
  210. HR_LPAS = ( 1 << 4 ), /* listener " */
  211. HR_ATN = ( 1 << 5 ), /* ATN active */
  212. HR_LLO = ( 1 << 6 ), /* LLO active */
  213. HR_REM = ( 1 << 7 ), /* REM active */
  214. };
  215. /* ADR - Register bits */
  216. enum adr_bits
  217. {
  218. ADDRESS_MASK = 0x1f, /* mask to specify lower 5 bits for ADR */
  219. HR_DAT = ( 1 << 5 ), /* disable talker */
  220. HR_DAL = ( 1 << 6 ), /* disable listener */
  221. HR_EDPA = ( 1 << 7 ), /* enable dual primary addressing */
  222. };
  223. enum bus_status_bits
  224. {
  225. BSR_REN_BIT = 0x1,
  226. BSR_IFC_BIT = 0x2,
  227. BSR_SRQ_BIT = 0x4,
  228. BSR_EOI_BIT = 0x8,
  229. BSR_NRFD_BIT = 0x10,
  230. BSR_NDAC_BIT = 0x20,
  231. BSR_DAV_BIT = 0x40,
  232. BSR_ATN_BIT = 0x80,
  233. };
  234. /*---------------------------------------------------------*/
  235. /* TMS 9914 Auxiliary Commands */
  236. /*---------------------------------------------------------*/
  237. enum aux_cmd_bits
  238. {
  239. AUX_CS = 0x80, /* set bit instead of clearing it, used with commands marked 'd' below */
  240. AUX_CHIP_RESET = 0x0, /* d Chip reset */
  241. AUX_INVAL = 0x1, // release dac holdoff, invalid command byte
  242. AUX_VAL = ( AUX_INVAL | AUX_CS ), // release dac holdoff, valid command byte
  243. AUX_RHDF = 0x2, /* X Release RFD holdoff */
  244. AUX_HLDA = 0x3, /* d holdoff on all data */
  245. AUX_HLDE = 0x4, /* d holdoff on EOI only */
  246. AUX_NBAF = 0x5, /* X Set new byte availiable false */
  247. AUX_FGET = 0x6, /* d force GET */
  248. AUX_RTL = 0x7, /* d return to local */
  249. AUX_SEOI = 0x8, /* X send EOI with next byte */
  250. AUX_LON = 0x9, /* d Listen only */
  251. AUX_TON = 0xa, /* d Talk only */
  252. AUX_GTS = 0xb, /* X goto standby */
  253. AUX_TCA = 0xc, /* X take control asynchronously */
  254. AUX_TCS = 0xd, /* X take " synchronously */
  255. AUX_RPP = 0xe, /* d Request parallel poll */
  256. AUX_SIC = 0xf, /* d send interface clear */
  257. AUX_SRE = 0x10, /* d send remote enable */
  258. AUX_RQC = 0x11, /* X request control */
  259. AUX_RLC = 0x12, /* X release control */
  260. AUX_DAI = 0x13, /* d disable all interrupts */
  261. AUX_PTS = 0x14, /* X pass through next secondary */
  262. AUX_STDL = 0x15, /* d short T1 delay */
  263. AUX_SHDW = 0x16, /* d shadow handshake */
  264. AUX_VSTDL = 0x17, /* d very short T1 delay (smj9914 extension) */
  265. AUX_RSV2 = 0x18, /* d request service bit 2 (smj9914 extension) */
  266. };
  267. #endif //_TMS9914_H