nwflash.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689
  1. /*
  2. * Flash memory interface rev.5 driver for the Intel
  3. * Flash chips used on the NetWinder.
  4. *
  5. * 20/08/2000 RMK use __ioremap to map flash into virtual memory
  6. * make a few more places use "volatile"
  7. * 22/05/2001 RMK - Lock read against write
  8. * - merge printk level changes (with mods) from Alan Cox.
  9. * - use *ppos as the file position, not file->f_pos.
  10. * - fix check for out of range pos and r/w size
  11. *
  12. * Please note that we are tampering with the only flash chip in the
  13. * machine, which contains the bootup code. We therefore have the
  14. * power to convert these machines into doorstops...
  15. */
  16. #include <linux/module.h>
  17. #include <linux/types.h>
  18. #include <linux/fs.h>
  19. #include <linux/errno.h>
  20. #include <linux/mm.h>
  21. #include <linux/delay.h>
  22. #include <linux/proc_fs.h>
  23. #include <linux/miscdevice.h>
  24. #include <linux/spinlock.h>
  25. #include <linux/rwsem.h>
  26. #include <linux/init.h>
  27. #include <linux/mutex.h>
  28. #include <linux/jiffies.h>
  29. #include <asm/hardware/dec21285.h>
  30. #include <asm/io.h>
  31. #include <asm/leds.h>
  32. #include <asm/mach-types.h>
  33. #include <asm/uaccess.h>
  34. /*****************************************************************************/
  35. #include <asm/nwflash.h>
  36. #define NWFLASH_VERSION "6.4"
  37. static DEFINE_MUTEX(flash_mutex);
  38. static void kick_open(void);
  39. static int get_flash_id(void);
  40. static int erase_block(int nBlock);
  41. static int write_block(unsigned long p, const char __user *buf, int count);
  42. #define KFLASH_SIZE 1024*1024 //1 Meg
  43. #define KFLASH_SIZE4 4*1024*1024 //4 Meg
  44. #define KFLASH_ID 0x89A6 //Intel flash
  45. #define KFLASH_ID4 0xB0D4 //Intel flash 4Meg
  46. static bool flashdebug; //if set - we will display progress msgs
  47. static int gbWriteEnable;
  48. static int gbWriteBase64Enable;
  49. static volatile unsigned char *FLASH_BASE;
  50. static int gbFlashSize = KFLASH_SIZE;
  51. static DEFINE_MUTEX(nwflash_mutex);
  52. static int get_flash_id(void)
  53. {
  54. volatile unsigned int c1, c2;
  55. /*
  56. * try to get flash chip ID
  57. */
  58. kick_open();
  59. c2 = inb(0x80);
  60. *(volatile unsigned char *) (FLASH_BASE + 0x8000) = 0x90;
  61. udelay(15);
  62. c1 = *(volatile unsigned char *) FLASH_BASE;
  63. c2 = inb(0x80);
  64. /*
  65. * on 4 Meg flash the second byte is actually at offset 2...
  66. */
  67. if (c1 == 0xB0)
  68. c2 = *(volatile unsigned char *) (FLASH_BASE + 2);
  69. else
  70. c2 = *(volatile unsigned char *) (FLASH_BASE + 1);
  71. c2 += (c1 << 8);
  72. /*
  73. * set it back to read mode
  74. */
  75. *(volatile unsigned char *) (FLASH_BASE + 0x8000) = 0xFF;
  76. if (c2 == KFLASH_ID4)
  77. gbFlashSize = KFLASH_SIZE4;
  78. return c2;
  79. }
  80. static long flash_ioctl(struct file *filep, unsigned int cmd, unsigned long arg)
  81. {
  82. mutex_lock(&flash_mutex);
  83. switch (cmd) {
  84. case CMD_WRITE_DISABLE:
  85. gbWriteBase64Enable = 0;
  86. gbWriteEnable = 0;
  87. break;
  88. case CMD_WRITE_ENABLE:
  89. gbWriteEnable = 1;
  90. break;
  91. case CMD_WRITE_BASE64K_ENABLE:
  92. gbWriteBase64Enable = 1;
  93. break;
  94. default:
  95. gbWriteBase64Enable = 0;
  96. gbWriteEnable = 0;
  97. mutex_unlock(&flash_mutex);
  98. return -EINVAL;
  99. }
  100. mutex_unlock(&flash_mutex);
  101. return 0;
  102. }
  103. static ssize_t flash_read(struct file *file, char __user *buf, size_t size,
  104. loff_t *ppos)
  105. {
  106. ssize_t ret;
  107. if (flashdebug)
  108. printk(KERN_DEBUG "flash_read: flash_read: offset=0x%llx, "
  109. "buffer=%p, count=0x%zx.\n", *ppos, buf, size);
  110. /*
  111. * We now lock against reads and writes. --rmk
  112. */
  113. if (mutex_lock_interruptible(&nwflash_mutex))
  114. return -ERESTARTSYS;
  115. ret = simple_read_from_buffer(buf, size, ppos, (void *)FLASH_BASE, gbFlashSize);
  116. mutex_unlock(&nwflash_mutex);
  117. return ret;
  118. }
  119. static ssize_t flash_write(struct file *file, const char __user *buf,
  120. size_t size, loff_t * ppos)
  121. {
  122. unsigned long p = *ppos;
  123. unsigned int count = size;
  124. int written;
  125. int nBlock, temp, rc;
  126. int i, j;
  127. if (flashdebug)
  128. printk("flash_write: offset=0x%lX, buffer=0x%p, count=0x%X.\n",
  129. p, buf, count);
  130. if (!gbWriteEnable)
  131. return -EINVAL;
  132. if (p < 64 * 1024 && (!gbWriteBase64Enable))
  133. return -EINVAL;
  134. /*
  135. * check for out of range pos or count
  136. */
  137. if (p >= gbFlashSize)
  138. return count ? -ENXIO : 0;
  139. if (count > gbFlashSize - p)
  140. count = gbFlashSize - p;
  141. if (!access_ok(VERIFY_READ, buf, count))
  142. return -EFAULT;
  143. /*
  144. * We now lock against reads and writes. --rmk
  145. */
  146. if (mutex_lock_interruptible(&nwflash_mutex))
  147. return -ERESTARTSYS;
  148. written = 0;
  149. leds_event(led_claim);
  150. leds_event(led_green_on);
  151. nBlock = (int) p >> 16; //block # of 64K bytes
  152. /*
  153. * # of 64K blocks to erase and write
  154. */
  155. temp = ((int) (p + count) >> 16) - nBlock + 1;
  156. /*
  157. * write ends at exactly 64k boundary?
  158. */
  159. if (((int) (p + count) & 0xFFFF) == 0)
  160. temp -= 1;
  161. if (flashdebug)
  162. printk(KERN_DEBUG "flash_write: writing %d block(s) "
  163. "starting at %d.\n", temp, nBlock);
  164. for (; temp; temp--, nBlock++) {
  165. if (flashdebug)
  166. printk(KERN_DEBUG "flash_write: erasing block %d.\n", nBlock);
  167. /*
  168. * first we have to erase the block(s), where we will write...
  169. */
  170. i = 0;
  171. j = 0;
  172. RetryBlock:
  173. do {
  174. rc = erase_block(nBlock);
  175. i++;
  176. } while (rc && i < 10);
  177. if (rc) {
  178. printk(KERN_ERR "flash_write: erase error %x\n", rc);
  179. break;
  180. }
  181. if (flashdebug)
  182. printk(KERN_DEBUG "flash_write: writing offset %lX, "
  183. "from buf %p, bytes left %X.\n", p, buf,
  184. count - written);
  185. /*
  186. * write_block will limit write to space left in this block
  187. */
  188. rc = write_block(p, buf, count - written);
  189. j++;
  190. /*
  191. * if somehow write verify failed? Can't happen??
  192. */
  193. if (!rc) {
  194. /*
  195. * retry up to 10 times
  196. */
  197. if (j < 10)
  198. goto RetryBlock;
  199. else
  200. /*
  201. * else quit with error...
  202. */
  203. rc = -1;
  204. }
  205. if (rc < 0) {
  206. printk(KERN_ERR "flash_write: write error %X\n", rc);
  207. break;
  208. }
  209. p += rc;
  210. buf += rc;
  211. written += rc;
  212. *ppos += rc;
  213. if (flashdebug)
  214. printk(KERN_DEBUG "flash_write: written 0x%X bytes OK.\n", written);
  215. }
  216. /*
  217. * restore reg on exit
  218. */
  219. leds_event(led_release);
  220. mutex_unlock(&nwflash_mutex);
  221. return written;
  222. }
  223. /*
  224. * The memory devices use the full 32/64 bits of the offset, and so we cannot
  225. * check against negative addresses: they are ok. The return value is weird,
  226. * though, in that case (0).
  227. *
  228. * also note that seeking relative to the "end of file" isn't supported:
  229. * it has no meaning, so it returns -EINVAL.
  230. */
  231. static loff_t flash_llseek(struct file *file, loff_t offset, int orig)
  232. {
  233. loff_t ret;
  234. mutex_lock(&flash_mutex);
  235. if (flashdebug)
  236. printk(KERN_DEBUG "flash_llseek: offset=0x%X, orig=0x%X.\n",
  237. (unsigned int) offset, orig);
  238. switch (orig) {
  239. case 0:
  240. if (offset < 0) {
  241. ret = -EINVAL;
  242. break;
  243. }
  244. if ((unsigned int) offset > gbFlashSize) {
  245. ret = -EINVAL;
  246. break;
  247. }
  248. file->f_pos = (unsigned int) offset;
  249. ret = file->f_pos;
  250. break;
  251. case 1:
  252. if ((file->f_pos + offset) > gbFlashSize) {
  253. ret = -EINVAL;
  254. break;
  255. }
  256. if ((file->f_pos + offset) < 0) {
  257. ret = -EINVAL;
  258. break;
  259. }
  260. file->f_pos += offset;
  261. ret = file->f_pos;
  262. break;
  263. default:
  264. ret = -EINVAL;
  265. }
  266. mutex_unlock(&flash_mutex);
  267. return ret;
  268. }
  269. /*
  270. * assume that main Write routine did the parameter checking...
  271. * so just go ahead and erase, what requested!
  272. */
  273. static int erase_block(int nBlock)
  274. {
  275. volatile unsigned int c1;
  276. volatile unsigned char *pWritePtr;
  277. unsigned long timeout;
  278. int temp, temp1;
  279. /*
  280. * orange LED == erase
  281. */
  282. leds_event(led_amber_on);
  283. /*
  284. * reset footbridge to the correct offset 0 (...0..3)
  285. */
  286. *CSR_ROMWRITEREG = 0;
  287. /*
  288. * dummy ROM read
  289. */
  290. c1 = *(volatile unsigned char *) (FLASH_BASE + 0x8000);
  291. kick_open();
  292. /*
  293. * reset status if old errors
  294. */
  295. *(volatile unsigned char *) (FLASH_BASE + 0x8000) = 0x50;
  296. /*
  297. * erase a block...
  298. * aim at the middle of a current block...
  299. */
  300. pWritePtr = (unsigned char *) ((unsigned int) (FLASH_BASE + 0x8000 + (nBlock << 16)));
  301. /*
  302. * dummy read
  303. */
  304. c1 = *pWritePtr;
  305. kick_open();
  306. /*
  307. * erase
  308. */
  309. *(volatile unsigned char *) pWritePtr = 0x20;
  310. /*
  311. * confirm
  312. */
  313. *(volatile unsigned char *) pWritePtr = 0xD0;
  314. /*
  315. * wait 10 ms
  316. */
  317. msleep(10);
  318. /*
  319. * wait while erasing in process (up to 10 sec)
  320. */
  321. timeout = jiffies + 10 * HZ;
  322. c1 = 0;
  323. while (!(c1 & 0x80) && time_before(jiffies, timeout)) {
  324. msleep(10);
  325. /*
  326. * read any address
  327. */
  328. c1 = *(volatile unsigned char *) (pWritePtr);
  329. // printk("Flash_erase: status=%X.\n",c1);
  330. }
  331. /*
  332. * set flash for normal read access
  333. */
  334. kick_open();
  335. // *(volatile unsigned char*)(FLASH_BASE+0x8000) = 0xFF;
  336. *(volatile unsigned char *) pWritePtr = 0xFF; //back to normal operation
  337. /*
  338. * check if erase errors were reported
  339. */
  340. if (c1 & 0x20) {
  341. printk(KERN_ERR "flash_erase: err at %p\n", pWritePtr);
  342. /*
  343. * reset error
  344. */
  345. *(volatile unsigned char *) (FLASH_BASE + 0x8000) = 0x50;
  346. return -2;
  347. }
  348. /*
  349. * just to make sure - verify if erased OK...
  350. */
  351. msleep(10);
  352. pWritePtr = (unsigned char *) ((unsigned int) (FLASH_BASE + (nBlock << 16)));
  353. for (temp = 0; temp < 16 * 1024; temp++, pWritePtr += 4) {
  354. if ((temp1 = *(volatile unsigned int *) pWritePtr) != 0xFFFFFFFF) {
  355. printk(KERN_ERR "flash_erase: verify err at %p = %X\n",
  356. pWritePtr, temp1);
  357. return -1;
  358. }
  359. }
  360. return 0;
  361. }
  362. /*
  363. * write_block will limit number of bytes written to the space in this block
  364. */
  365. static int write_block(unsigned long p, const char __user *buf, int count)
  366. {
  367. volatile unsigned int c1;
  368. volatile unsigned int c2;
  369. unsigned char *pWritePtr;
  370. unsigned int uAddress;
  371. unsigned int offset;
  372. unsigned long timeout;
  373. unsigned long timeout1;
  374. /*
  375. * red LED == write
  376. */
  377. leds_event(led_amber_off);
  378. leds_event(led_red_on);
  379. pWritePtr = (unsigned char *) ((unsigned int) (FLASH_BASE + p));
  380. /*
  381. * check if write will end in this block....
  382. */
  383. offset = p & 0xFFFF;
  384. if (offset + count > 0x10000)
  385. count = 0x10000 - offset;
  386. /*
  387. * wait up to 30 sec for this block
  388. */
  389. timeout = jiffies + 30 * HZ;
  390. for (offset = 0; offset < count; offset++, pWritePtr++) {
  391. uAddress = (unsigned int) pWritePtr;
  392. uAddress &= 0xFFFFFFFC;
  393. if (__get_user(c2, buf + offset))
  394. return -EFAULT;
  395. WriteRetry:
  396. /*
  397. * dummy read
  398. */
  399. c1 = *(volatile unsigned char *) (FLASH_BASE + 0x8000);
  400. /*
  401. * kick open the write gate
  402. */
  403. kick_open();
  404. /*
  405. * program footbridge to the correct offset...0..3
  406. */
  407. *CSR_ROMWRITEREG = (unsigned int) pWritePtr & 3;
  408. /*
  409. * write cmd
  410. */
  411. *(volatile unsigned char *) (uAddress) = 0x40;
  412. /*
  413. * data to write
  414. */
  415. *(volatile unsigned char *) (uAddress) = c2;
  416. /*
  417. * get status
  418. */
  419. *(volatile unsigned char *) (FLASH_BASE + 0x10000) = 0x70;
  420. c1 = 0;
  421. /*
  422. * wait up to 1 sec for this byte
  423. */
  424. timeout1 = jiffies + 1 * HZ;
  425. /*
  426. * while not ready...
  427. */
  428. while (!(c1 & 0x80) && time_before(jiffies, timeout1))
  429. c1 = *(volatile unsigned char *) (FLASH_BASE + 0x8000);
  430. /*
  431. * if timeout getting status
  432. */
  433. if (time_after_eq(jiffies, timeout1)) {
  434. kick_open();
  435. /*
  436. * reset err
  437. */
  438. *(volatile unsigned char *) (FLASH_BASE + 0x8000) = 0x50;
  439. goto WriteRetry;
  440. }
  441. /*
  442. * switch on read access, as a default flash operation mode
  443. */
  444. kick_open();
  445. /*
  446. * read access
  447. */
  448. *(volatile unsigned char *) (FLASH_BASE + 0x8000) = 0xFF;
  449. /*
  450. * if hardware reports an error writing, and not timeout -
  451. * reset the chip and retry
  452. */
  453. if (c1 & 0x10) {
  454. kick_open();
  455. /*
  456. * reset err
  457. */
  458. *(volatile unsigned char *) (FLASH_BASE + 0x8000) = 0x50;
  459. /*
  460. * before timeout?
  461. */
  462. if (time_before(jiffies, timeout)) {
  463. if (flashdebug)
  464. printk(KERN_DEBUG "write_block: Retrying write at 0x%X)n",
  465. pWritePtr - FLASH_BASE);
  466. /*
  467. * no LED == waiting
  468. */
  469. leds_event(led_amber_off);
  470. /*
  471. * wait couple ms
  472. */
  473. msleep(10);
  474. /*
  475. * red LED == write
  476. */
  477. leds_event(led_red_on);
  478. goto WriteRetry;
  479. } else {
  480. printk(KERN_ERR "write_block: timeout at 0x%X\n",
  481. pWritePtr - FLASH_BASE);
  482. /*
  483. * return error -2
  484. */
  485. return -2;
  486. }
  487. }
  488. }
  489. /*
  490. * green LED == read/verify
  491. */
  492. leds_event(led_amber_off);
  493. leds_event(led_green_on);
  494. msleep(10);
  495. pWritePtr = (unsigned char *) ((unsigned int) (FLASH_BASE + p));
  496. for (offset = 0; offset < count; offset++) {
  497. char c, c1;
  498. if (__get_user(c, buf))
  499. return -EFAULT;
  500. buf++;
  501. if ((c1 = *pWritePtr++) != c) {
  502. printk(KERN_ERR "write_block: verify error at 0x%X (%02X!=%02X)\n",
  503. pWritePtr - FLASH_BASE, c1, c);
  504. return 0;
  505. }
  506. }
  507. return count;
  508. }
  509. static void kick_open(void)
  510. {
  511. unsigned long flags;
  512. /*
  513. * we want to write a bit pattern XXX1 to Xilinx to enable
  514. * the write gate, which will be open for about the next 2ms.
  515. */
  516. spin_lock_irqsave(&nw_gpio_lock, flags);
  517. nw_cpld_modify(CPLD_FLASH_WR_ENABLE, CPLD_FLASH_WR_ENABLE);
  518. spin_unlock_irqrestore(&nw_gpio_lock, flags);
  519. /*
  520. * let the ISA bus to catch on...
  521. */
  522. udelay(25);
  523. }
  524. static const struct file_operations flash_fops =
  525. {
  526. .owner = THIS_MODULE,
  527. .llseek = flash_llseek,
  528. .read = flash_read,
  529. .write = flash_write,
  530. .unlocked_ioctl = flash_ioctl,
  531. };
  532. static struct miscdevice flash_miscdev =
  533. {
  534. FLASH_MINOR,
  535. "nwflash",
  536. &flash_fops
  537. };
  538. static int __init nwflash_init(void)
  539. {
  540. int ret = -ENODEV;
  541. if (machine_is_netwinder()) {
  542. int id;
  543. FLASH_BASE = ioremap(DC21285_FLASH, KFLASH_SIZE4);
  544. if (!FLASH_BASE)
  545. goto out;
  546. id = get_flash_id();
  547. if ((id != KFLASH_ID) && (id != KFLASH_ID4)) {
  548. ret = -ENXIO;
  549. iounmap((void *)FLASH_BASE);
  550. printk("Flash: incorrect ID 0x%04X.\n", id);
  551. goto out;
  552. }
  553. printk("Flash ROM driver v.%s, flash device ID 0x%04X, size %d Mb.\n",
  554. NWFLASH_VERSION, id, gbFlashSize / (1024 * 1024));
  555. ret = misc_register(&flash_miscdev);
  556. if (ret < 0) {
  557. iounmap((void *)FLASH_BASE);
  558. }
  559. }
  560. out:
  561. return ret;
  562. }
  563. static void __exit nwflash_exit(void)
  564. {
  565. misc_deregister(&flash_miscdev);
  566. iounmap((void *)FLASH_BASE);
  567. }
  568. MODULE_LICENSE("GPL");
  569. module_param(flashdebug, bool, 0644);
  570. module_init(nwflash_init);
  571. module_exit(nwflash_exit);