tqm8xx.dts 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198
  1. /*
  2. * TQM8XX Device Tree Source
  3. *
  4. * Heiko Schocher <hs@denx.de>
  5. * 2010 DENX Software Engineering GmbH
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License as published by the
  9. * Free Software Foundation; either version 2 of the License, or (at your
  10. * option) any later version.
  11. */
  12. /dts-v1/;
  13. / {
  14. model = "TQM8xx";
  15. compatible = "tqc,tqm8xx";
  16. #address-cells = <1>;
  17. #size-cells = <1>;
  18. aliases {
  19. ethernet0 = &eth0;
  20. ethernet1 = &eth1;
  21. mdio1 = &phy1;
  22. serial0 = &smc1;
  23. };
  24. cpus {
  25. #address-cells = <1>;
  26. #size-cells = <0>;
  27. PowerPC,860@0 {
  28. device_type = "cpu";
  29. reg = <0x0>;
  30. d-cache-line-size = <16>; // 16 bytes
  31. i-cache-line-size = <16>; // 16 bytes
  32. d-cache-size = <0x1000>; // L1, 4K
  33. i-cache-size = <0x1000>; // L1, 4K
  34. timebase-frequency = <0>;
  35. bus-frequency = <0>;
  36. clock-frequency = <0>;
  37. interrupts = <15 2>; // decrementer interrupt
  38. interrupt-parent = <&PIC>;
  39. };
  40. };
  41. memory {
  42. device_type = "memory";
  43. reg = <0x0 0x2000000>;
  44. };
  45. localbus@fff00100 {
  46. compatible = "fsl,mpc860-localbus", "fsl,pq1-localbus";
  47. #address-cells = <2>;
  48. #size-cells = <1>;
  49. reg = <0xfff00100 0x40>;
  50. ranges = <
  51. 0x0 0x0 0x40000000 0x800000
  52. 0x3 0x0 0xc0000000 0x200
  53. >;
  54. flash@0,0 {
  55. compatible = "cfi-flash";
  56. reg = <0 0 0x800000>;
  57. #address-cells = <1>;
  58. #size-cells = <1>;
  59. bank-width = <4>;
  60. device-width = <2>;
  61. };
  62. /* Note: CAN support needs be enabled in U-Boot */
  63. can@3,0 {
  64. compatible = "intc,82527";
  65. reg = <3 0x0 0x80>;
  66. interrupts = <8 1>;
  67. interrupt-parent = <&PIC>;
  68. bosch,external-clock-frequency = <16000000>;
  69. bosch,disconnect-rx1-input;
  70. bosch,disconnect-tx1-output;
  71. bosch,iso-low-speed-mux;
  72. bosch,clock-out-frequency = <16000000>;
  73. };
  74. can@3,100 {
  75. compatible = "intc,82527";
  76. reg = <3 0x100 0x80>;
  77. interrupts = <8 1>;
  78. interrupt-parent = <&PIC>;
  79. bosch,external-clock-frequency = <16000000>;
  80. bosch,disconnect-rx1-input;
  81. bosch,disconnect-tx1-output;
  82. bosch,iso-low-speed-mux;
  83. };
  84. };
  85. soc@fff00000 {
  86. #address-cells = <1>;
  87. #size-cells = <1>;
  88. device_type = "soc";
  89. ranges = <0x0 0xfff00000 0x00004000>;
  90. phy1: mdio@e00 {
  91. compatible = "fsl,mpc866-fec-mdio", "fsl,pq1-fec-mdio";
  92. reg = <0xe00 0x188>;
  93. #address-cells = <1>;
  94. #size-cells = <0>;
  95. PHY: ethernet-phy@f {
  96. reg = <0xf>;
  97. device_type = "ethernet-phy";
  98. };
  99. };
  100. eth1: ethernet@e00 {
  101. device_type = "network";
  102. compatible = "fsl,mpc866-fec-enet",
  103. "fsl,pq1-fec-enet";
  104. reg = <0xe00 0x188>;
  105. interrupts = <3 1>;
  106. interrupt-parent = <&PIC>;
  107. phy-handle = <&PHY>;
  108. linux,network-index = <1>;
  109. };
  110. PIC: pic@0 {
  111. interrupt-controller;
  112. #interrupt-cells = <2>;
  113. reg = <0x0 0x24>;
  114. compatible = "fsl,mpc860-pic", "fsl,pq1-pic";
  115. };
  116. cpm@9c0 {
  117. #address-cells = <1>;
  118. #size-cells = <1>;
  119. compatible = "fsl,mpc860-cpm", "fsl,cpm1";
  120. ranges;
  121. reg = <0x9c0 0x40>;
  122. brg-frequency = <0>;
  123. interrupts = <0 2>; // cpm error interrupt
  124. interrupt-parent = <&CPM_PIC>;
  125. muram@2000 {
  126. #address-cells = <1>;
  127. #size-cells = <1>;
  128. ranges = <0x0 0x2000 0x2000>;
  129. data@0 {
  130. compatible = "fsl,cpm-muram-data";
  131. reg = <0x0 0x2000>;
  132. };
  133. };
  134. brg@9f0 {
  135. compatible = "fsl,mpc860-brg",
  136. "fsl,cpm1-brg",
  137. "fsl,cpm-brg";
  138. reg = <0x9f0 0x10>;
  139. clock-frequency = <0>;
  140. };
  141. CPM_PIC: pic@930 {
  142. interrupt-controller;
  143. #address-cells = <0>;
  144. #interrupt-cells = <1>;
  145. interrupts = <5 2 0 2>;
  146. interrupt-parent = <&PIC>;
  147. reg = <0x930 0x20>;
  148. compatible = "fsl,mpc860-cpm-pic",
  149. "fsl,cpm1-pic";
  150. };
  151. smc1: serial@a80 {
  152. device_type = "serial";
  153. compatible = "fsl,mpc860-smc-uart",
  154. "fsl,cpm1-smc-uart";
  155. reg = <0xa80 0x10 0x3e80 0x40>;
  156. interrupts = <4>;
  157. interrupt-parent = <&CPM_PIC>;
  158. fsl,cpm-brg = <1>;
  159. fsl,cpm-command = <0x90>;
  160. };
  161. eth0: ethernet@a00 {
  162. device_type = "network";
  163. compatible = "fsl,mpc860-scc-enet",
  164. "fsl,cpm1-scc-enet";
  165. reg = <0xa00 0x18 0x3c00 0x100>;
  166. interrupts = <30>;
  167. interrupt-parent = <&CPM_PIC>;
  168. fsl,cpm-command = <0000>;
  169. linux,network-index = <0>;
  170. fixed-link = <0 0 10 0 0>;
  171. };
  172. };
  173. };
  174. };