Strona główna Odkrywaj Pomoc
Zaloguj się
ichrin
/
kernel_samsung_msm8974
Obserwuj 1
Polub 0
Forkuj 0
Pliki Problemy 0 Oczekujące zmiany 0 Wiki
Gałąź: lineage-20.0
Gałęzie Tagi
kernel_samsu...
/
arch
/
powerpc
/
boot
/
dts
/
p1010rdb.dts

p1010rdb.dts 1.6 KB
Bezpośredni odnośnik Historia Czysty

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667 
  1. /*
    2. 

  2.  * P1010 RDB Device Tree Source
    3. 

  3.  *
    4. 

  4.  * Copyright 2011 Freescale Semiconductor Inc.
    5. 

  5.  *
    6. 

  6.  * This program is free software; you can redistribute  it and/or modify it
    7. 

  7.  * under  the terms of  the GNU General  Public License as published by the
    8. 

  8.  * Free Software Foundation;  either version 2 of the  License, or (at your
    9. 

  9.  * option) any later version.
    10. 

  10.  */
    11. 

  11. 

  12. /include/ "fsl/p1010si-pre.dtsi"
    13. 

  13. 

  14. / {
    15. 

  15. 	model = "fsl,P1010RDB";
    16. 

  16. 	compatible = "fsl,P1010RDB";
    17. 

  17. 

  18. 	memory {
    19. 

  19. 		device_type = "memory";
    20. 

  20. 	};
    21. 

  21. 

  22. 	board_ifc: ifc: ifc@ffe1e000 {
    23. 

  23. 		/* NOR, NAND Flashes and CPLD on board */
    24. 

  24. 		ranges = <0x0 0x0 0x0 0xee000000 0x02000000
    25. 

  25. 			  0x1 0x0 0x0 0xff800000 0x00010000
    26. 

  26. 			  0x3 0x0 0x0 0xffb00000 0x00000020>;
    27. 

  27. 		reg = <0x0 0xffe1e000 0 0x2000>;
    28. 

  28. 	};
    29. 

  29. 

  30. 	board_soc: soc: soc@ffe00000 {
    31. 

  31. 		ranges = <0x0 0x0 0xffe00000 0x100000>;
    32. 

  32. 	};
    33. 

  33. 

  34. 	pci0: pcie@ffe09000 {
    35. 

  35. 		reg = <0 0xffe09000 0 0x1000>;
    36. 

  36. 		ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
    37. 

  37. 			  0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
    38. 

  38. 		pcie@0 {
    39. 

  39. 			ranges = <0x2000000 0x0 0xa0000000
    40. 

  40. 				  0x2000000 0x0 0xa0000000
    41. 

  41. 				  0x0 0x20000000
    42. 

  42. 

  43. 				  0x1000000 0x0 0x0
    44. 

  44. 				  0x1000000 0x0 0x0
    45. 

  45. 				  0x0 0x100000>;
    46. 

  46. 		};
    47. 

  47. 	};
    48. 

  48. 

  49. 	pci1: pcie@ffe0a000 {
    50. 

  50. 		reg = <0 0xffe0a000 0 0x1000>;
    51. 

  51. 		ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
    52. 

  52. 			  0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
    53. 

  53. 		pcie@0 {
    54. 

  54. 			ranges = <0x2000000 0x0 0x80000000
    55. 

  55. 				  0x2000000 0x0 0x80000000
    56. 

  56. 				  0x0 0x20000000
    57. 

  57. 

  58. 				  0x1000000 0x0 0x0
    59. 

  59. 				  0x1000000 0x0 0x0
    60. 

  60. 				  0x0 0x100000>;
    61. 

  61. 		};
    62. 

  62. 	};
    63. 

  63. };
    64. 

  64. 

  65. /include/ "p1010rdb.dtsi"
    66. 

  66. /include/ "fsl/p1010si-post.dtsi"
    67. 

  67.