sleep.S 2.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. /* linux/arch/arm/plat-s3c24xx/sleep.S
  2. *
  3. * Copyright (c) 2004 Simtec Electronics
  4. * Ben Dooks <ben@simtec.co.uk>
  5. *
  6. * S3C2410 Power Manager (Suspend-To-RAM) support
  7. *
  8. * Based on PXA/SA1100 sleep code by:
  9. * Nicolas Pitre, (c) 2002 Monta Vista Software Inc
  10. * Cliff Brake, (c) 2001
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of the GNU General Public License as published by
  14. * the Free Software Foundation; either version 2 of the License, or
  15. * (at your option) any later version.
  16. *
  17. * This program is distributed in the hope that it will be useful,
  18. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  20. * GNU General Public License for more details.
  21. *
  22. * You should have received a copy of the GNU General Public License
  23. * along with this program; if not, write to the Free Software
  24. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  25. */
  26. #include <linux/linkage.h>
  27. #include <asm/assembler.h>
  28. #include <mach/hardware.h>
  29. #include <mach/map.h>
  30. #include <mach/regs-gpio.h>
  31. #include <mach/regs-clock.h>
  32. #include <mach/regs-mem.h>
  33. #include <plat/regs-serial.h>
  34. /* CONFIG_DEBUG_RESUME is dangerous if your bootloader does not
  35. * reset the UART configuration, only enable if you really need this!
  36. */
  37. //#define CONFIG_DEBUG_RESUME
  38. .text
  39. /* sleep magic, to allow the bootloader to check for an valid
  40. * image to resume to. Must be the first word before the
  41. * s3c_cpu_resume entry.
  42. */
  43. .word 0x2bedf00d
  44. /* s3c_cpu_resume
  45. *
  46. * resume code entry for bootloader to call
  47. */
  48. ENTRY(s3c_cpu_resume)
  49. mov r0, #PSR_I_BIT | PSR_F_BIT | SVC_MODE
  50. msr cpsr_c, r0
  51. @@ load UART to allow us to print the two characters for
  52. @@ resume debug
  53. mov r2, #S3C24XX_PA_UART & 0xff000000
  54. orr r2, r2, #S3C24XX_PA_UART & 0xff000
  55. #if 0
  56. /* SMDK2440 LED set */
  57. mov r14, #S3C24XX_PA_GPIO
  58. ldr r12, [ r14, #0x54 ]
  59. bic r12, r12, #3<<4
  60. orr r12, r12, #1<<7
  61. str r12, [ r14, #0x54 ]
  62. #endif
  63. #ifdef CONFIG_DEBUG_RESUME
  64. mov r3, #'L'
  65. strb r3, [ r2, #S3C2410_UTXH ]
  66. 1001:
  67. ldrb r14, [ r3, #S3C2410_UTRSTAT ]
  68. tst r14, #S3C2410_UTRSTAT_TXE
  69. beq 1001b
  70. #endif /* CONFIG_DEBUG_RESUME */
  71. b cpu_resume