clock.h 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. /*
  2. * linux/arch/arm/mach-omap1/clock.h
  3. *
  4. * Copyright (C) 2004 - 2005, 2009 Nokia corporation
  5. * Written by Tuukka Tikkanen <tuukka.tikkanen@elektrobit.com>
  6. * Based on clocks.h by Tony Lindgren, Gordon McNutt and RidgeRun, Inc
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License version 2 as
  10. * published by the Free Software Foundation.
  11. */
  12. #ifndef __ARCH_ARM_MACH_OMAP1_CLOCK_H
  13. #define __ARCH_ARM_MACH_OMAP1_CLOCK_H
  14. #include <linux/clk.h>
  15. #include <plat/clock.h>
  16. int omap1_clk_init(void);
  17. void omap1_clk_late_init(void);
  18. extern int omap1_clk_enable(struct clk *clk);
  19. extern void omap1_clk_disable(struct clk *clk);
  20. extern long omap1_clk_round_rate(struct clk *clk, unsigned long rate);
  21. extern int omap1_clk_set_rate(struct clk *clk, unsigned long rate);
  22. extern unsigned long omap1_ckctl_recalc(struct clk *clk);
  23. extern int omap1_set_sossi_rate(struct clk *clk, unsigned long rate);
  24. extern unsigned long omap1_sossi_recalc(struct clk *clk);
  25. extern unsigned long omap1_ckctl_recalc_dsp_domain(struct clk *clk);
  26. extern int omap1_clk_set_rate_dsp_domain(struct clk *clk, unsigned long rate);
  27. extern int omap1_set_uart_rate(struct clk *clk, unsigned long rate);
  28. extern unsigned long omap1_uart_recalc(struct clk *clk);
  29. extern int omap1_set_ext_clk_rate(struct clk *clk, unsigned long rate);
  30. extern long omap1_round_ext_clk_rate(struct clk *clk, unsigned long rate);
  31. extern void omap1_init_ext_clk(struct clk *clk);
  32. extern int omap1_select_table_rate(struct clk *clk, unsigned long rate);
  33. extern long omap1_round_to_table_rate(struct clk *clk, unsigned long rate);
  34. extern int omap1_clk_set_rate_ckctl_arm(struct clk *clk, unsigned long rate);
  35. extern long omap1_clk_round_rate_ckctl_arm(struct clk *clk, unsigned long rate);
  36. extern unsigned long omap1_watchdog_recalc(struct clk *clk);
  37. #ifdef CONFIG_OMAP_RESET_CLOCKS
  38. extern void omap1_clk_disable_unused(struct clk *clk);
  39. #else
  40. #define omap1_clk_disable_unused NULL
  41. #endif
  42. struct uart_clk {
  43. struct clk clk;
  44. unsigned long sysc_addr;
  45. };
  46. /* Provide a method for preventing idling some ARM IDLECT clocks */
  47. struct arm_idlect1_clk {
  48. struct clk clk;
  49. unsigned long no_idle_count;
  50. __u8 idlect_shift;
  51. };
  52. /* ARM_CKCTL bit shifts */
  53. #define CKCTL_PERDIV_OFFSET 0
  54. #define CKCTL_LCDDIV_OFFSET 2
  55. #define CKCTL_ARMDIV_OFFSET 4
  56. #define CKCTL_DSPDIV_OFFSET 6
  57. #define CKCTL_TCDIV_OFFSET 8
  58. #define CKCTL_DSPMMUDIV_OFFSET 10
  59. /*#define ARM_TIMXO 12*/
  60. #define EN_DSPCK 13
  61. /*#define ARM_INTHCK_SEL 14*/ /* Divide-by-2 for mpu inth_ck */
  62. /* DSP_CKCTL bit shifts */
  63. #define CKCTL_DSPPERDIV_OFFSET 0
  64. /* ARM_IDLECT2 bit shifts */
  65. #define EN_WDTCK 0
  66. #define EN_XORPCK 1
  67. #define EN_PERCK 2
  68. #define EN_LCDCK 3
  69. #define EN_LBCK 4 /* Not on 1610/1710 */
  70. /*#define EN_HSABCK 5*/
  71. #define EN_APICK 6
  72. #define EN_TIMCK 7
  73. #define DMACK_REQ 8
  74. #define EN_GPIOCK 9 /* Not on 1610/1710 */
  75. /*#define EN_LBFREECK 10*/
  76. #define EN_CKOUT_ARM 11
  77. /* ARM_IDLECT3 bit shifts */
  78. #define EN_OCPI_CK 0
  79. #define EN_TC1_CK 2
  80. #define EN_TC2_CK 4
  81. /* DSP_IDLECT2 bit shifts (0,1,2 are same as for ARM_IDLECT2) */
  82. #define EN_DSPTIMCK 5
  83. /* Various register defines for clock controls scattered around OMAP chip */
  84. #define SDW_MCLK_INV_BIT 2 /* In ULPD_CLKC_CTRL */
  85. #define USB_MCLK_EN_BIT 4 /* In ULPD_CLKC_CTRL */
  86. #define USB_HOST_HHC_UHOST_EN 9 /* In MOD_CONF_CTRL_0 */
  87. #define SWD_ULPD_PLL_CLK_REQ 1 /* In SWD_CLK_DIV_CTRL_SEL */
  88. #define COM_ULPD_PLL_CLK_REQ 1 /* In COM_CLK_DIV_CTRL_SEL */
  89. #define SWD_CLK_DIV_CTRL_SEL 0xfffe0874
  90. #define COM_CLK_DIV_CTRL_SEL 0xfffe0878
  91. #define SOFT_REQ_REG 0xfffe0834
  92. #define SOFT_REQ_REG2 0xfffe0880
  93. extern __u32 arm_idlect1_mask;
  94. extern struct clk *api_ck_p, *ck_dpll1_p, *ck_ref_p;
  95. extern const struct clkops clkops_dspck;
  96. extern const struct clkops clkops_dummy;
  97. extern const struct clkops clkops_uart_16xx;
  98. extern const struct clkops clkops_generic;
  99. /* used for passing SoC type to omap1_{select,round_to}_table_rate() */
  100. extern u32 cpu_mask;
  101. #endif