highbank.c 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152
  1. /*
  2. * Copyright 2010-2011 Calxeda, Inc.
  3. *
  4. * This program is free software; you can redistribute it and/or modify it
  5. * under the terms and conditions of the GNU General Public License,
  6. * version 2, as published by the Free Software Foundation.
  7. *
  8. * This program is distributed in the hope it will be useful, but WITHOUT
  9. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  10. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  11. * more details.
  12. *
  13. * You should have received a copy of the GNU General Public License along with
  14. * this program. If not, see <http://www.gnu.org/licenses/>.
  15. */
  16. #include <linux/clk.h>
  17. #include <linux/clkdev.h>
  18. #include <linux/io.h>
  19. #include <linux/irq.h>
  20. #include <linux/irqdomain.h>
  21. #include <linux/of.h>
  22. #include <linux/of_irq.h>
  23. #include <linux/of_platform.h>
  24. #include <linux/of_address.h>
  25. #include <linux/smp.h>
  26. #include <asm/cacheflush.h>
  27. #include <asm/smp_plat.h>
  28. #include <asm/smp_scu.h>
  29. #include <asm/smp_twd.h>
  30. #include <asm/hardware/arm_timer.h>
  31. #include <asm/hardware/timer-sp.h>
  32. #include <asm/hardware/gic.h>
  33. #include <asm/hardware/cache-l2x0.h>
  34. #include <asm/mach/arch.h>
  35. #include <asm/mach/map.h>
  36. #include <asm/mach/time.h>
  37. #include "core.h"
  38. #include "sysregs.h"
  39. void __iomem *sregs_base;
  40. #define HB_SCU_VIRT_BASE 0xfee00000
  41. void __iomem *scu_base_addr = ((void __iomem *)(HB_SCU_VIRT_BASE));
  42. static struct map_desc scu_io_desc __initdata = {
  43. .virtual = HB_SCU_VIRT_BASE,
  44. .pfn = 0, /* run-time */
  45. .length = SZ_4K,
  46. .type = MT_DEVICE,
  47. };
  48. static void __init highbank_scu_map_io(void)
  49. {
  50. unsigned long base;
  51. /* Get SCU base */
  52. asm("mrc p15, 4, %0, c15, c0, 0" : "=r" (base));
  53. scu_io_desc.pfn = __phys_to_pfn(base);
  54. iotable_init(&scu_io_desc, 1);
  55. }
  56. static void __init highbank_map_io(void)
  57. {
  58. highbank_scu_map_io();
  59. highbank_lluart_map_io();
  60. }
  61. #define HB_JUMP_TABLE_PHYS(cpu) (0x40 + (0x10 * (cpu)))
  62. #define HB_JUMP_TABLE_VIRT(cpu) phys_to_virt(HB_JUMP_TABLE_PHYS(cpu))
  63. void highbank_set_cpu_jump(int cpu, void *jump_addr)
  64. {
  65. cpu = cpu_logical_map(cpu);
  66. writel(virt_to_phys(jump_addr), HB_JUMP_TABLE_VIRT(cpu));
  67. __cpuc_flush_dcache_area(HB_JUMP_TABLE_VIRT(cpu), 16);
  68. outer_clean_range(HB_JUMP_TABLE_PHYS(cpu),
  69. HB_JUMP_TABLE_PHYS(cpu) + 15);
  70. }
  71. const static struct of_device_id irq_match[] = {
  72. { .compatible = "arm,cortex-a9-gic", .data = gic_of_init, },
  73. {}
  74. };
  75. static void __init highbank_init_irq(void)
  76. {
  77. of_irq_init(irq_match);
  78. l2x0_of_init(0, ~0UL);
  79. }
  80. static void __init highbank_timer_init(void)
  81. {
  82. int irq;
  83. struct device_node *np;
  84. void __iomem *timer_base;
  85. /* Map system registers */
  86. np = of_find_compatible_node(NULL, NULL, "calxeda,hb-sregs");
  87. sregs_base = of_iomap(np, 0);
  88. WARN_ON(!sregs_base);
  89. np = of_find_compatible_node(NULL, NULL, "arm,sp804");
  90. timer_base = of_iomap(np, 0);
  91. WARN_ON(!timer_base);
  92. irq = irq_of_parse_and_map(np, 0);
  93. highbank_clocks_init();
  94. sp804_clocksource_and_sched_clock_init(timer_base + 0x20, "timer1");
  95. sp804_clockevents_init(timer_base, irq, "timer0");
  96. twd_local_timer_of_register();
  97. }
  98. static struct sys_timer highbank_timer = {
  99. .init = highbank_timer_init,
  100. };
  101. static void highbank_power_off(void)
  102. {
  103. hignbank_set_pwr_shutdown();
  104. scu_power_mode(scu_base_addr, SCU_PM_POWEROFF);
  105. while (1)
  106. cpu_do_idle();
  107. }
  108. static void __init highbank_init(void)
  109. {
  110. pm_power_off = highbank_power_off;
  111. of_platform_populate(NULL, of_default_bus_match_table, NULL, NULL);
  112. }
  113. static const char *highbank_match[] __initconst = {
  114. "calxeda,highbank",
  115. NULL,
  116. };
  117. DT_MACHINE_START(HIGHBANK, "Highbank")
  118. .map_io = highbank_map_io,
  119. .init_irq = highbank_init_irq,
  120. .timer = &highbank_timer,
  121. .handle_irq = gic_handle_irq,
  122. .init_machine = highbank_init,
  123. .dt_compat = highbank_match,
  124. .restart = highbank_restart,
  125. MACHINE_END