cpu.h 5.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194
  1. /*
  2. * arch/arm/mach-at91/include/mach/cpu.h
  3. *
  4. * Copyright (C) 2006 SAN People
  5. * Copyright (C) 2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. */
  13. #ifndef __MACH_CPU_H__
  14. #define __MACH_CPU_H__
  15. #define ARCH_ID_AT91RM9200 0x09290780
  16. #define ARCH_ID_AT91SAM9260 0x019803a0
  17. #define ARCH_ID_AT91SAM9261 0x019703a0
  18. #define ARCH_ID_AT91SAM9263 0x019607a0
  19. #define ARCH_ID_AT91SAM9G10 0x019903a0
  20. #define ARCH_ID_AT91SAM9G20 0x019905a0
  21. #define ARCH_ID_AT91SAM9RL64 0x019b03a0
  22. #define ARCH_ID_AT91SAM9G45 0x819b05a0
  23. #define ARCH_ID_AT91SAM9G45MRL 0x819b05a2 /* aka 9G45-ES2 & non ES lots */
  24. #define ARCH_ID_AT91SAM9G45ES 0x819b05a1 /* 9G45-ES (Engineering Sample) */
  25. #define ARCH_ID_AT91SAM9X5 0x819a05a0
  26. #define ARCH_ID_AT91SAM9XE128 0x329973a0
  27. #define ARCH_ID_AT91SAM9XE256 0x329a93a0
  28. #define ARCH_ID_AT91SAM9XE512 0x329aa3a0
  29. #define ARCH_ID_AT91M40800 0x14080044
  30. #define ARCH_ID_AT91R40807 0x44080746
  31. #define ARCH_ID_AT91M40807 0x14080745
  32. #define ARCH_ID_AT91R40008 0x44000840
  33. #define ARCH_EXID_AT91SAM9M11 0x00000001
  34. #define ARCH_EXID_AT91SAM9M10 0x00000002
  35. #define ARCH_EXID_AT91SAM9G46 0x00000003
  36. #define ARCH_EXID_AT91SAM9G45 0x00000004
  37. #define ARCH_EXID_AT91SAM9G15 0x00000000
  38. #define ARCH_EXID_AT91SAM9G35 0x00000001
  39. #define ARCH_EXID_AT91SAM9X35 0x00000002
  40. #define ARCH_EXID_AT91SAM9G25 0x00000003
  41. #define ARCH_EXID_AT91SAM9X25 0x00000004
  42. #define ARCH_FAMILY_AT91X92 0x09200000
  43. #define ARCH_FAMILY_AT91SAM9 0x01900000
  44. #define ARCH_FAMILY_AT91SAM9XE 0x02900000
  45. /* RM9200 type */
  46. #define ARCH_REVISON_9200_BGA (0 << 0)
  47. #define ARCH_REVISON_9200_PQFP (1 << 0)
  48. enum at91_soc_type {
  49. /* 920T */
  50. AT91_SOC_RM9200,
  51. /* SAM92xx */
  52. AT91_SOC_SAM9260, AT91_SOC_SAM9261, AT91_SOC_SAM9263,
  53. /* SAM9Gxx */
  54. AT91_SOC_SAM9G10, AT91_SOC_SAM9G20, AT91_SOC_SAM9G45,
  55. /* SAM9RL */
  56. AT91_SOC_SAM9RL,
  57. /* SAM9X5 */
  58. AT91_SOC_SAM9X5,
  59. /* Unknown type */
  60. AT91_SOC_NONE
  61. };
  62. enum at91_soc_subtype {
  63. /* RM9200 */
  64. AT91_SOC_RM9200_BGA, AT91_SOC_RM9200_PQFP,
  65. /* SAM9260 */
  66. AT91_SOC_SAM9XE,
  67. /* SAM9G45 */
  68. AT91_SOC_SAM9G45ES, AT91_SOC_SAM9M10, AT91_SOC_SAM9G46, AT91_SOC_SAM9M11,
  69. /* SAM9X5 */
  70. AT91_SOC_SAM9G15, AT91_SOC_SAM9G35, AT91_SOC_SAM9X35,
  71. AT91_SOC_SAM9G25, AT91_SOC_SAM9X25,
  72. /* Unknown subtype */
  73. AT91_SOC_SUBTYPE_NONE
  74. };
  75. struct at91_socinfo {
  76. unsigned int type, subtype;
  77. unsigned int cidr, exid;
  78. };
  79. extern struct at91_socinfo at91_soc_initdata;
  80. const char *at91_get_soc_type(struct at91_socinfo *c);
  81. const char *at91_get_soc_subtype(struct at91_socinfo *c);
  82. static inline int at91_soc_is_detected(void)
  83. {
  84. return at91_soc_initdata.type != AT91_SOC_NONE;
  85. }
  86. #ifdef CONFIG_ARCH_AT91RM9200
  87. #define cpu_is_at91rm9200() (at91_soc_initdata.type == AT91_SOC_RM9200)
  88. #define cpu_is_at91rm9200_bga() (at91_soc_initdata.subtype == AT91_SOC_RM9200_BGA)
  89. #define cpu_is_at91rm9200_pqfp() (at91_soc_initdata.subtype == AT91_SOC_RM9200_PQFP)
  90. #else
  91. #define cpu_is_at91rm9200() (0)
  92. #define cpu_is_at91rm9200_bga() (0)
  93. #define cpu_is_at91rm9200_pqfp() (0)
  94. #endif
  95. #ifdef CONFIG_ARCH_AT91SAM9260
  96. #define cpu_is_at91sam9xe() (at91_soc_initdata.subtype == AT91_SOC_SAM9XE)
  97. #define cpu_is_at91sam9260() (at91_soc_initdata.type == AT91_SOC_SAM9260)
  98. #else
  99. #define cpu_is_at91sam9xe() (0)
  100. #define cpu_is_at91sam9260() (0)
  101. #endif
  102. #ifdef CONFIG_ARCH_AT91SAM9G20
  103. #define cpu_is_at91sam9g20() (at91_soc_initdata.type == AT91_SOC_SAM9G20)
  104. #else
  105. #define cpu_is_at91sam9g20() (0)
  106. #endif
  107. #ifdef CONFIG_ARCH_AT91SAM9261
  108. #define cpu_is_at91sam9261() (at91_soc_initdata.type == AT91_SOC_SAM9261)
  109. #else
  110. #define cpu_is_at91sam9261() (0)
  111. #endif
  112. #ifdef CONFIG_ARCH_AT91SAM9G10
  113. #define cpu_is_at91sam9g10() (at91_soc_initdata.type == AT91_SOC_SAM9G10)
  114. #else
  115. #define cpu_is_at91sam9g10() (0)
  116. #endif
  117. #ifdef CONFIG_ARCH_AT91SAM9263
  118. #define cpu_is_at91sam9263() (at91_soc_initdata.type == AT91_SOC_SAM9263)
  119. #else
  120. #define cpu_is_at91sam9263() (0)
  121. #endif
  122. #ifdef CONFIG_ARCH_AT91SAM9RL
  123. #define cpu_is_at91sam9rl() (at91_soc_initdata.type == AT91_SOC_SAM9RL)
  124. #else
  125. #define cpu_is_at91sam9rl() (0)
  126. #endif
  127. #ifdef CONFIG_ARCH_AT91SAM9G45
  128. #define cpu_is_at91sam9g45() (at91_soc_initdata.type == AT91_SOC_SAM9G45)
  129. #define cpu_is_at91sam9g45es() (at91_soc_initdata.subtype == AT91_SOC_SAM9G45ES)
  130. #define cpu_is_at91sam9m10() (at91_soc_initdata.subtype == AT91_SOC_SAM9M10)
  131. #define cpu_is_at91sam9g46() (at91_soc_initdata.subtype == AT91_SOC_SAM9G46)
  132. #define cpu_is_at91sam9m11() (at91_soc_initdata.subtype == AT91_SOC_SAM9M11)
  133. #else
  134. #define cpu_is_at91sam9g45() (0)
  135. #define cpu_is_at91sam9g45es() (0)
  136. #define cpu_is_at91sam9m10() (0)
  137. #define cpu_is_at91sam9g46() (0)
  138. #define cpu_is_at91sam9m11() (0)
  139. #endif
  140. #ifdef CONFIG_ARCH_AT91SAM9X5
  141. #define cpu_is_at91sam9x5() (at91_soc_initdata.type == AT91_SOC_SAM9X5)
  142. #define cpu_is_at91sam9g15() (at91_soc_initdata.subtype == AT91_SOC_SAM9G15)
  143. #define cpu_is_at91sam9g35() (at91_soc_initdata.subtype == AT91_SOC_SAM9G35)
  144. #define cpu_is_at91sam9x35() (at91_soc_initdata.subtype == AT91_SOC_SAM9X35)
  145. #define cpu_is_at91sam9g25() (at91_soc_initdata.subtype == AT91_SOC_SAM9G25)
  146. #define cpu_is_at91sam9x25() (at91_soc_initdata.subtype == AT91_SOC_SAM9X25)
  147. #else
  148. #define cpu_is_at91sam9x5() (0)
  149. #define cpu_is_at91sam9g15() (0)
  150. #define cpu_is_at91sam9g35() (0)
  151. #define cpu_is_at91sam9x35() (0)
  152. #define cpu_is_at91sam9g25() (0)
  153. #define cpu_is_at91sam9x25() (0)
  154. #endif
  155. /*
  156. * Since this is ARM, we will never run on any AVR32 CPU. But these
  157. * definitions may reduce clutter in common drivers.
  158. */
  159. #define cpu_is_at32ap7000() (0)
  160. #endif /* __MACH_CPU_H__ */