freq.h 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273
  1. /*
  2. * include/asm-sh/cpu-sh4/freq.h
  3. *
  4. * Copyright (C) 2002, 2003 Paul Mundt
  5. *
  6. * This file is subject to the terms and conditions of the GNU General Public
  7. * License. See the file "COPYING" in the main directory of this archive
  8. * for more details.
  9. */
  10. #ifndef __ASM_CPU_SH4_FREQ_H
  11. #define __ASM_CPU_SH4_FREQ_H
  12. #if defined(CONFIG_CPU_SUBTYPE_SH7722) || \
  13. defined(CONFIG_CPU_SUBTYPE_SH7723) || \
  14. defined(CONFIG_CPU_SUBTYPE_SH7343) || \
  15. defined(CONFIG_CPU_SUBTYPE_SH7366)
  16. #define FRQCR 0xa4150000
  17. #define VCLKCR 0xa4150004
  18. #define SCLKACR 0xa4150008
  19. #define SCLKBCR 0xa415000c
  20. #define IrDACLKCR 0xa4150010
  21. #define MSTPCR0 0xa4150030
  22. #define MSTPCR1 0xa4150034
  23. #define MSTPCR2 0xa4150038
  24. #elif defined(CONFIG_CPU_SUBTYPE_SH7757)
  25. #define FRQCR 0xffc80000
  26. #define OSCCR 0xffc80018
  27. #define PLLCR 0xffc80024
  28. #elif defined(CONFIG_CPU_SUBTYPE_SH7763) || \
  29. defined(CONFIG_CPU_SUBTYPE_SH7780)
  30. #define FRQCR 0xffc80000
  31. #elif defined(CONFIG_CPU_SUBTYPE_SH7724)
  32. #define FRQCRA 0xa4150000
  33. #define FRQCRB 0xa4150004
  34. #define VCLKCR 0xa4150048
  35. #define FCLKACR 0xa4150008
  36. #define FCLKBCR 0xa415000c
  37. #define FRQCR FRQCRA
  38. #define SCLKACR FCLKACR
  39. #define SCLKBCR FCLKBCR
  40. #define FCLKACR 0xa4150008
  41. #define FCLKBCR 0xa415000c
  42. #define IrDACLKCR 0xa4150018
  43. #define MSTPCR0 0xa4150030
  44. #define MSTPCR1 0xa4150034
  45. #define MSTPCR2 0xa4150038
  46. #elif defined(CONFIG_CPU_SUBTYPE_SH7785)
  47. #define FRQCR0 0xffc80000
  48. #define FRQCR1 0xffc80004
  49. #define FRQMR1 0xffc80014
  50. #elif defined(CONFIG_CPU_SUBTYPE_SH7786)
  51. #define FRQCR0 0xffc40000
  52. #define FRQCR1 0xffc40004
  53. #define FRQMR1 0xffc40014
  54. #elif defined(CONFIG_CPU_SUBTYPE_SHX3)
  55. #define FRQCR0 0xffc00000
  56. #define FRQCR1 0xffc00004
  57. #define FRQMR1 0xffc00014
  58. #else
  59. #define FRQCR 0xffc00000
  60. #define FRQCR_PSTBY 0x0200
  61. #define FRQCR_PLLEN 0x0400
  62. #define FRQCR_CKOEN 0x0800
  63. #endif
  64. #define MIN_DIVISOR_NR 0
  65. #define MAX_DIVISOR_NR 3
  66. #endif /* __ASM_CPU_SH4_FREQ_H */