lpc_sch.c 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186
  1. /*
  2. * lpc_sch.c - LPC interface for Intel Poulsbo SCH
  3. *
  4. * LPC bridge function of the Intel SCH contains many other
  5. * functional units, such as Interrupt controllers, Timers,
  6. * Power Management, System Management, GPIO, RTC, and LPC
  7. * Configuration Registers.
  8. *
  9. * Copyright (c) 2010 CompuLab Ltd
  10. * Author: Denis Turischev <denis@compulab.co.il>
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of the GNU General Public License 2 as published
  14. * by the Free Software Foundation.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; see the file COPYING. If not, write to
  23. * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
  24. */
  25. #include <linux/init.h>
  26. #include <linux/kernel.h>
  27. #include <linux/module.h>
  28. #include <linux/errno.h>
  29. #include <linux/acpi.h>
  30. #include <linux/pci.h>
  31. #include <linux/mfd/core.h>
  32. #define SMBASE 0x40
  33. #define SMBUS_IO_SIZE 64
  34. #define GPIOBASE 0x44
  35. #define GPIO_IO_SIZE 64
  36. #define WDTBASE 0x84
  37. #define WDT_IO_SIZE 64
  38. static struct resource smbus_sch_resource = {
  39. .flags = IORESOURCE_IO,
  40. };
  41. static struct resource gpio_sch_resource = {
  42. .flags = IORESOURCE_IO,
  43. };
  44. static struct mfd_cell lpc_sch_cells[] = {
  45. {
  46. .name = "isch_smbus",
  47. .num_resources = 1,
  48. .resources = &smbus_sch_resource,
  49. },
  50. {
  51. .name = "sch_gpio",
  52. .num_resources = 1,
  53. .resources = &gpio_sch_resource,
  54. },
  55. };
  56. static struct resource wdt_sch_resource = {
  57. .flags = IORESOURCE_IO,
  58. };
  59. static struct mfd_cell tunnelcreek_cells[] = {
  60. {
  61. .name = "tunnelcreek_wdt",
  62. .num_resources = 1,
  63. .resources = &wdt_sch_resource,
  64. },
  65. };
  66. static DEFINE_PCI_DEVICE_TABLE(lpc_sch_ids) = {
  67. { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_SCH_LPC) },
  68. { PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_ITC_LPC) },
  69. { 0, }
  70. };
  71. MODULE_DEVICE_TABLE(pci, lpc_sch_ids);
  72. static int __devinit lpc_sch_probe(struct pci_dev *dev,
  73. const struct pci_device_id *id)
  74. {
  75. unsigned int base_addr_cfg;
  76. unsigned short base_addr;
  77. int i;
  78. int ret;
  79. pci_read_config_dword(dev, SMBASE, &base_addr_cfg);
  80. if (!(base_addr_cfg & (1 << 31))) {
  81. dev_err(&dev->dev, "Decode of the SMBus I/O range disabled\n");
  82. return -ENODEV;
  83. }
  84. base_addr = (unsigned short)base_addr_cfg;
  85. if (base_addr == 0) {
  86. dev_err(&dev->dev, "I/O space for SMBus uninitialized\n");
  87. return -ENODEV;
  88. }
  89. smbus_sch_resource.start = base_addr;
  90. smbus_sch_resource.end = base_addr + SMBUS_IO_SIZE - 1;
  91. pci_read_config_dword(dev, GPIOBASE, &base_addr_cfg);
  92. if (!(base_addr_cfg & (1 << 31))) {
  93. dev_err(&dev->dev, "Decode of the GPIO I/O range disabled\n");
  94. return -ENODEV;
  95. }
  96. base_addr = (unsigned short)base_addr_cfg;
  97. if (base_addr == 0) {
  98. dev_err(&dev->dev, "I/O space for GPIO uninitialized\n");
  99. return -ENODEV;
  100. }
  101. gpio_sch_resource.start = base_addr;
  102. gpio_sch_resource.end = base_addr + GPIO_IO_SIZE - 1;
  103. for (i=0; i < ARRAY_SIZE(lpc_sch_cells); i++)
  104. lpc_sch_cells[i].id = id->device;
  105. ret = mfd_add_devices(&dev->dev, 0,
  106. lpc_sch_cells, ARRAY_SIZE(lpc_sch_cells), NULL, 0);
  107. if (ret)
  108. goto out_dev;
  109. if (id->device == PCI_DEVICE_ID_INTEL_ITC_LPC) {
  110. pci_read_config_dword(dev, WDTBASE, &base_addr_cfg);
  111. if (!(base_addr_cfg & (1 << 31))) {
  112. dev_err(&dev->dev, "Decode of the WDT I/O range disabled\n");
  113. ret = -ENODEV;
  114. goto out_dev;
  115. }
  116. base_addr = (unsigned short)base_addr_cfg;
  117. if (base_addr == 0) {
  118. dev_err(&dev->dev, "I/O space for WDT uninitialized\n");
  119. ret = -ENODEV;
  120. goto out_dev;
  121. }
  122. wdt_sch_resource.start = base_addr;
  123. wdt_sch_resource.end = base_addr + WDT_IO_SIZE - 1;
  124. for (i = 0; i < ARRAY_SIZE(tunnelcreek_cells); i++)
  125. tunnelcreek_cells[i].id = id->device;
  126. ret = mfd_add_devices(&dev->dev, 0, tunnelcreek_cells,
  127. ARRAY_SIZE(tunnelcreek_cells), NULL, 0);
  128. }
  129. return ret;
  130. out_dev:
  131. mfd_remove_devices(&dev->dev);
  132. return ret;
  133. }
  134. static void __devexit lpc_sch_remove(struct pci_dev *dev)
  135. {
  136. mfd_remove_devices(&dev->dev);
  137. }
  138. static struct pci_driver lpc_sch_driver = {
  139. .name = "lpc_sch",
  140. .id_table = lpc_sch_ids,
  141. .probe = lpc_sch_probe,
  142. .remove = __devexit_p(lpc_sch_remove),
  143. };
  144. static int __init lpc_sch_init(void)
  145. {
  146. return pci_register_driver(&lpc_sch_driver);
  147. }
  148. static void __exit lpc_sch_exit(void)
  149. {
  150. pci_unregister_driver(&lpc_sch_driver);
  151. }
  152. module_init(lpc_sch_init);
  153. module_exit(lpc_sch_exit);
  154. MODULE_AUTHOR("Denis Turischev <denis@compulab.co.il>");
  155. MODULE_DESCRIPTION("LPC interface for Intel Poulsbo SCH");
  156. MODULE_LICENSE("GPL");