microcode_core.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617
  1. /*
  2. * Intel CPU Microcode Update Driver for Linux
  3. *
  4. * Copyright (C) 2000-2006 Tigran Aivazian <tigran@aivazian.fsnet.co.uk>
  5. * 2006 Shaohua Li <shaohua.li@intel.com>
  6. *
  7. * This driver allows to upgrade microcode on Intel processors
  8. * belonging to IA-32 family - PentiumPro, Pentium II,
  9. * Pentium III, Xeon, Pentium 4, etc.
  10. *
  11. * Reference: Section 8.11 of Volume 3a, IA-32 Intel? Architecture
  12. * Software Developer's Manual
  13. * Order Number 253668 or free download from:
  14. *
  15. * http://developer.intel.com/Assets/PDF/manual/253668.pdf
  16. *
  17. * For more information, go to http://www.urbanmyth.org/microcode
  18. *
  19. * This program is free software; you can redistribute it and/or
  20. * modify it under the terms of the GNU General Public License
  21. * as published by the Free Software Foundation; either version
  22. * 2 of the License, or (at your option) any later version.
  23. *
  24. * 1.0 16 Feb 2000, Tigran Aivazian <tigran@sco.com>
  25. * Initial release.
  26. * 1.01 18 Feb 2000, Tigran Aivazian <tigran@sco.com>
  27. * Added read() support + cleanups.
  28. * 1.02 21 Feb 2000, Tigran Aivazian <tigran@sco.com>
  29. * Added 'device trimming' support. open(O_WRONLY) zeroes
  30. * and frees the saved copy of applied microcode.
  31. * 1.03 29 Feb 2000, Tigran Aivazian <tigran@sco.com>
  32. * Made to use devfs (/dev/cpu/microcode) + cleanups.
  33. * 1.04 06 Jun 2000, Simon Trimmer <simon@veritas.com>
  34. * Added misc device support (now uses both devfs and misc).
  35. * Added MICROCODE_IOCFREE ioctl to clear memory.
  36. * 1.05 09 Jun 2000, Simon Trimmer <simon@veritas.com>
  37. * Messages for error cases (non Intel & no suitable microcode).
  38. * 1.06 03 Aug 2000, Tigran Aivazian <tigran@veritas.com>
  39. * Removed ->release(). Removed exclusive open and status bitmap.
  40. * Added microcode_rwsem to serialize read()/write()/ioctl().
  41. * Removed global kernel lock usage.
  42. * 1.07 07 Sep 2000, Tigran Aivazian <tigran@veritas.com>
  43. * Write 0 to 0x8B msr and then cpuid before reading revision,
  44. * so that it works even if there were no update done by the
  45. * BIOS. Otherwise, reading from 0x8B gives junk (which happened
  46. * to be 0 on my machine which is why it worked even when I
  47. * disabled update by the BIOS)
  48. * Thanks to Eric W. Biederman <ebiederman@lnxi.com> for the fix.
  49. * 1.08 11 Dec 2000, Richard Schaal <richard.schaal@intel.com> and
  50. * Tigran Aivazian <tigran@veritas.com>
  51. * Intel Pentium 4 processor support and bugfixes.
  52. * 1.09 30 Oct 2001, Tigran Aivazian <tigran@veritas.com>
  53. * Bugfix for HT (Hyper-Threading) enabled processors
  54. * whereby processor resources are shared by all logical processors
  55. * in a single CPU package.
  56. * 1.10 28 Feb 2002 Asit K Mallick <asit.k.mallick@intel.com> and
  57. * Tigran Aivazian <tigran@veritas.com>,
  58. * Serialize updates as required on HT processors due to
  59. * speculative nature of implementation.
  60. * 1.11 22 Mar 2002 Tigran Aivazian <tigran@veritas.com>
  61. * Fix the panic when writing zero-length microcode chunk.
  62. * 1.12 29 Sep 2003 Nitin Kamble <nitin.a.kamble@intel.com>,
  63. * Jun Nakajima <jun.nakajima@intel.com>
  64. * Support for the microcode updates in the new format.
  65. * 1.13 10 Oct 2003 Tigran Aivazian <tigran@veritas.com>
  66. * Removed ->read() method and obsoleted MICROCODE_IOCFREE ioctl
  67. * because we no longer hold a copy of applied microcode
  68. * in kernel memory.
  69. * 1.14 25 Jun 2004 Tigran Aivazian <tigran@veritas.com>
  70. * Fix sigmatch() macro to handle old CPUs with pf == 0.
  71. * Thanks to Stuart Swales for pointing out this bug.
  72. */
  73. #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
  74. #include <linux/platform_device.h>
  75. #include <linux/miscdevice.h>
  76. #include <linux/capability.h>
  77. #include <linux/kernel.h>
  78. #include <linux/module.h>
  79. #include <linux/mutex.h>
  80. #include <linux/cpu.h>
  81. #include <linux/fs.h>
  82. #include <linux/mm.h>
  83. #include <linux/syscore_ops.h>
  84. #include <asm/microcode.h>
  85. #include <asm/processor.h>
  86. #include <asm/cpu_device_id.h>
  87. MODULE_DESCRIPTION("Microcode Update Driver");
  88. MODULE_AUTHOR("Tigran Aivazian <tigran@aivazian.fsnet.co.uk>");
  89. MODULE_LICENSE("GPL");
  90. #define MICROCODE_VERSION "2.00"
  91. static struct microcode_ops *microcode_ops;
  92. /*
  93. * Synchronization.
  94. *
  95. * All non cpu-hotplug-callback call sites use:
  96. *
  97. * - microcode_mutex to synchronize with each other;
  98. * - get/put_online_cpus() to synchronize with
  99. * the cpu-hotplug-callback call sites.
  100. *
  101. * We guarantee that only a single cpu is being
  102. * updated at any particular moment of time.
  103. */
  104. static DEFINE_MUTEX(microcode_mutex);
  105. struct ucode_cpu_info ucode_cpu_info[NR_CPUS];
  106. EXPORT_SYMBOL_GPL(ucode_cpu_info);
  107. /*
  108. * Operations that are run on a target cpu:
  109. */
  110. struct cpu_info_ctx {
  111. struct cpu_signature *cpu_sig;
  112. int err;
  113. };
  114. static void collect_cpu_info_local(void *arg)
  115. {
  116. struct cpu_info_ctx *ctx = arg;
  117. ctx->err = microcode_ops->collect_cpu_info(smp_processor_id(),
  118. ctx->cpu_sig);
  119. }
  120. static int collect_cpu_info_on_target(int cpu, struct cpu_signature *cpu_sig)
  121. {
  122. struct cpu_info_ctx ctx = { .cpu_sig = cpu_sig, .err = 0 };
  123. int ret;
  124. ret = smp_call_function_single(cpu, collect_cpu_info_local, &ctx, 1);
  125. if (!ret)
  126. ret = ctx.err;
  127. return ret;
  128. }
  129. static int collect_cpu_info(int cpu)
  130. {
  131. struct ucode_cpu_info *uci = ucode_cpu_info + cpu;
  132. int ret;
  133. memset(uci, 0, sizeof(*uci));
  134. ret = collect_cpu_info_on_target(cpu, &uci->cpu_sig);
  135. if (!ret)
  136. uci->valid = 1;
  137. return ret;
  138. }
  139. struct apply_microcode_ctx {
  140. int err;
  141. };
  142. static void apply_microcode_local(void *arg)
  143. {
  144. struct apply_microcode_ctx *ctx = arg;
  145. ctx->err = microcode_ops->apply_microcode(smp_processor_id());
  146. }
  147. static int apply_microcode_on_target(int cpu)
  148. {
  149. struct apply_microcode_ctx ctx = { .err = 0 };
  150. int ret;
  151. ret = smp_call_function_single(cpu, apply_microcode_local, &ctx, 1);
  152. if (!ret)
  153. ret = ctx.err;
  154. return ret;
  155. }
  156. #ifdef CONFIG_MICROCODE_OLD_INTERFACE
  157. static int do_microcode_update(const void __user *buf, size_t size)
  158. {
  159. int error = 0;
  160. int cpu;
  161. for_each_online_cpu(cpu) {
  162. struct ucode_cpu_info *uci = ucode_cpu_info + cpu;
  163. enum ucode_state ustate;
  164. if (!uci->valid)
  165. continue;
  166. ustate = microcode_ops->request_microcode_user(cpu, buf, size);
  167. if (ustate == UCODE_ERROR) {
  168. error = -1;
  169. break;
  170. } else if (ustate == UCODE_OK)
  171. apply_microcode_on_target(cpu);
  172. }
  173. return error;
  174. }
  175. static int microcode_open(struct inode *inode, struct file *file)
  176. {
  177. return capable(CAP_SYS_RAWIO) ? nonseekable_open(inode, file) : -EPERM;
  178. }
  179. static ssize_t microcode_write(struct file *file, const char __user *buf,
  180. size_t len, loff_t *ppos)
  181. {
  182. ssize_t ret = -EINVAL;
  183. if ((len >> PAGE_SHIFT) > totalram_pages) {
  184. pr_err("too much data (max %ld pages)\n", totalram_pages);
  185. return ret;
  186. }
  187. get_online_cpus();
  188. mutex_lock(&microcode_mutex);
  189. if (do_microcode_update(buf, len) == 0)
  190. ret = (ssize_t)len;
  191. mutex_unlock(&microcode_mutex);
  192. put_online_cpus();
  193. return ret;
  194. }
  195. static const struct file_operations microcode_fops = {
  196. .owner = THIS_MODULE,
  197. .write = microcode_write,
  198. .open = microcode_open,
  199. .llseek = no_llseek,
  200. };
  201. static struct miscdevice microcode_dev = {
  202. .minor = MICROCODE_MINOR,
  203. .name = "microcode",
  204. .nodename = "cpu/microcode",
  205. .fops = &microcode_fops,
  206. };
  207. static int __init microcode_dev_init(void)
  208. {
  209. int error;
  210. error = misc_register(&microcode_dev);
  211. if (error) {
  212. pr_err("can't misc_register on minor=%d\n", MICROCODE_MINOR);
  213. return error;
  214. }
  215. return 0;
  216. }
  217. static void __exit microcode_dev_exit(void)
  218. {
  219. misc_deregister(&microcode_dev);
  220. }
  221. MODULE_ALIAS_MISCDEV(MICROCODE_MINOR);
  222. MODULE_ALIAS("devname:cpu/microcode");
  223. #else
  224. #define microcode_dev_init() 0
  225. #define microcode_dev_exit() do { } while (0)
  226. #endif
  227. /* fake device for request_firmware */
  228. static struct platform_device *microcode_pdev;
  229. static int reload_for_cpu(int cpu)
  230. {
  231. struct ucode_cpu_info *uci = ucode_cpu_info + cpu;
  232. int err = 0;
  233. mutex_lock(&microcode_mutex);
  234. if (uci->valid) {
  235. enum ucode_state ustate;
  236. ustate = microcode_ops->request_microcode_fw(cpu, &microcode_pdev->dev);
  237. if (ustate == UCODE_OK)
  238. apply_microcode_on_target(cpu);
  239. else
  240. if (ustate == UCODE_ERROR)
  241. err = -EINVAL;
  242. }
  243. mutex_unlock(&microcode_mutex);
  244. return err;
  245. }
  246. static ssize_t reload_store(struct device *dev,
  247. struct device_attribute *attr,
  248. const char *buf, size_t size)
  249. {
  250. unsigned long val;
  251. int cpu;
  252. ssize_t ret = 0, tmp_ret;
  253. /* allow reload only from the BSP */
  254. if (boot_cpu_data.cpu_index != dev->id)
  255. return -EINVAL;
  256. ret = kstrtoul(buf, 0, &val);
  257. if (ret)
  258. return ret;
  259. if (val != 1)
  260. return size;
  261. get_online_cpus();
  262. for_each_online_cpu(cpu) {
  263. tmp_ret = reload_for_cpu(cpu);
  264. if (tmp_ret != 0)
  265. pr_warn("Error reloading microcode on CPU %d\n", cpu);
  266. /* save retval of the first encountered reload error */
  267. if (!ret)
  268. ret = tmp_ret;
  269. }
  270. put_online_cpus();
  271. if (!ret)
  272. ret = size;
  273. return ret;
  274. }
  275. static ssize_t version_show(struct device *dev,
  276. struct device_attribute *attr, char *buf)
  277. {
  278. struct ucode_cpu_info *uci = ucode_cpu_info + dev->id;
  279. return sprintf(buf, "0x%x\n", uci->cpu_sig.rev);
  280. }
  281. static ssize_t pf_show(struct device *dev,
  282. struct device_attribute *attr, char *buf)
  283. {
  284. struct ucode_cpu_info *uci = ucode_cpu_info + dev->id;
  285. return sprintf(buf, "0x%x\n", uci->cpu_sig.pf);
  286. }
  287. static DEVICE_ATTR(reload, 0200, NULL, reload_store);
  288. static DEVICE_ATTR(version, 0400, version_show, NULL);
  289. static DEVICE_ATTR(processor_flags, 0400, pf_show, NULL);
  290. static struct attribute *mc_default_attrs[] = {
  291. &dev_attr_reload.attr,
  292. &dev_attr_version.attr,
  293. &dev_attr_processor_flags.attr,
  294. NULL
  295. };
  296. static struct attribute_group mc_attr_group = {
  297. .attrs = mc_default_attrs,
  298. .name = "microcode",
  299. };
  300. static void microcode_fini_cpu(int cpu)
  301. {
  302. struct ucode_cpu_info *uci = ucode_cpu_info + cpu;
  303. microcode_ops->microcode_fini_cpu(cpu);
  304. uci->valid = 0;
  305. }
  306. static enum ucode_state microcode_resume_cpu(int cpu)
  307. {
  308. struct ucode_cpu_info *uci = ucode_cpu_info + cpu;
  309. if (!uci->mc)
  310. return UCODE_NFOUND;
  311. pr_debug("CPU%d updated upon resume\n", cpu);
  312. apply_microcode_on_target(cpu);
  313. return UCODE_OK;
  314. }
  315. static enum ucode_state microcode_init_cpu(int cpu)
  316. {
  317. enum ucode_state ustate;
  318. if (collect_cpu_info(cpu))
  319. return UCODE_ERROR;
  320. /* --dimm. Trigger a delayed update? */
  321. if (system_state != SYSTEM_RUNNING)
  322. return UCODE_NFOUND;
  323. ustate = microcode_ops->request_microcode_fw(cpu, &microcode_pdev->dev);
  324. if (ustate == UCODE_OK) {
  325. pr_debug("CPU%d updated upon init\n", cpu);
  326. apply_microcode_on_target(cpu);
  327. }
  328. return ustate;
  329. }
  330. static enum ucode_state microcode_update_cpu(int cpu)
  331. {
  332. struct ucode_cpu_info *uci = ucode_cpu_info + cpu;
  333. enum ucode_state ustate;
  334. if (uci->valid)
  335. ustate = microcode_resume_cpu(cpu);
  336. else
  337. ustate = microcode_init_cpu(cpu);
  338. return ustate;
  339. }
  340. static int mc_device_add(struct device *dev, struct subsys_interface *sif)
  341. {
  342. int err, cpu = dev->id;
  343. if (!cpu_online(cpu))
  344. return 0;
  345. pr_debug("CPU%d added\n", cpu);
  346. err = sysfs_create_group(&dev->kobj, &mc_attr_group);
  347. if (err)
  348. return err;
  349. if (microcode_init_cpu(cpu) == UCODE_ERROR)
  350. return -EINVAL;
  351. return err;
  352. }
  353. static int mc_device_remove(struct device *dev, struct subsys_interface *sif)
  354. {
  355. int cpu = dev->id;
  356. if (!cpu_online(cpu))
  357. return 0;
  358. pr_debug("CPU%d removed\n", cpu);
  359. microcode_fini_cpu(cpu);
  360. sysfs_remove_group(&dev->kobj, &mc_attr_group);
  361. return 0;
  362. }
  363. static struct subsys_interface mc_cpu_interface = {
  364. .name = "microcode",
  365. .subsys = &cpu_subsys,
  366. .add_dev = mc_device_add,
  367. .remove_dev = mc_device_remove,
  368. };
  369. /**
  370. * mc_bp_resume - Update boot CPU microcode during resume.
  371. */
  372. static void mc_bp_resume(void)
  373. {
  374. int cpu = smp_processor_id();
  375. struct ucode_cpu_info *uci = ucode_cpu_info + cpu;
  376. if (uci->valid && uci->mc)
  377. microcode_ops->apply_microcode(cpu);
  378. }
  379. static struct syscore_ops mc_syscore_ops = {
  380. .resume = mc_bp_resume,
  381. };
  382. static __cpuinit int
  383. mc_cpu_callback(struct notifier_block *nb, unsigned long action, void *hcpu)
  384. {
  385. unsigned int cpu = (unsigned long)hcpu;
  386. struct device *dev;
  387. dev = get_cpu_device(cpu);
  388. switch (action) {
  389. case CPU_ONLINE:
  390. case CPU_ONLINE_FROZEN:
  391. microcode_update_cpu(cpu);
  392. case CPU_DOWN_FAILED:
  393. case CPU_DOWN_FAILED_FROZEN:
  394. pr_debug("CPU%d added\n", cpu);
  395. if (sysfs_create_group(&dev->kobj, &mc_attr_group))
  396. pr_err("Failed to create group for CPU%d\n", cpu);
  397. break;
  398. case CPU_DOWN_PREPARE:
  399. case CPU_DOWN_PREPARE_FROZEN:
  400. /* Suspend is in progress, only remove the interface */
  401. sysfs_remove_group(&dev->kobj, &mc_attr_group);
  402. pr_debug("CPU%d removed\n", cpu);
  403. break;
  404. /*
  405. * When a CPU goes offline, don't free up or invalidate the copy of
  406. * the microcode in kernel memory, so that we can reuse it when the
  407. * CPU comes back online without unnecessarily requesting the userspace
  408. * for it again.
  409. */
  410. case CPU_UP_CANCELED_FROZEN:
  411. /* The CPU refused to come up during a system resume */
  412. microcode_fini_cpu(cpu);
  413. break;
  414. }
  415. return NOTIFY_OK;
  416. }
  417. static struct notifier_block __refdata mc_cpu_notifier = {
  418. .notifier_call = mc_cpu_callback,
  419. };
  420. #ifdef MODULE
  421. /* Autoload on Intel and AMD systems */
  422. static const struct x86_cpu_id microcode_id[] = {
  423. #ifdef CONFIG_MICROCODE_INTEL
  424. { X86_VENDOR_INTEL, X86_FAMILY_ANY, X86_MODEL_ANY, },
  425. #endif
  426. #ifdef CONFIG_MICROCODE_AMD
  427. { X86_VENDOR_AMD, X86_FAMILY_ANY, X86_MODEL_ANY, },
  428. #endif
  429. {}
  430. };
  431. MODULE_DEVICE_TABLE(x86cpu, microcode_id);
  432. #endif
  433. static int __init microcode_init(void)
  434. {
  435. struct cpuinfo_x86 *c = &cpu_data(0);
  436. int error;
  437. if (c->x86_vendor == X86_VENDOR_INTEL)
  438. microcode_ops = init_intel_microcode();
  439. else if (c->x86_vendor == X86_VENDOR_AMD)
  440. microcode_ops = init_amd_microcode();
  441. else
  442. pr_err("no support for this CPU vendor\n");
  443. if (!microcode_ops)
  444. return -ENODEV;
  445. microcode_pdev = platform_device_register_simple("microcode", -1,
  446. NULL, 0);
  447. if (IS_ERR(microcode_pdev))
  448. return PTR_ERR(microcode_pdev);
  449. get_online_cpus();
  450. mutex_lock(&microcode_mutex);
  451. error = subsys_interface_register(&mc_cpu_interface);
  452. mutex_unlock(&microcode_mutex);
  453. put_online_cpus();
  454. if (error)
  455. goto out_pdev;
  456. error = microcode_dev_init();
  457. if (error)
  458. goto out_driver;
  459. register_syscore_ops(&mc_syscore_ops);
  460. register_hotcpu_notifier(&mc_cpu_notifier);
  461. pr_info("Microcode Update Driver: v" MICROCODE_VERSION
  462. " <tigran@aivazian.fsnet.co.uk>, Peter Oruba\n");
  463. return 0;
  464. out_driver:
  465. get_online_cpus();
  466. mutex_lock(&microcode_mutex);
  467. subsys_interface_unregister(&mc_cpu_interface);
  468. mutex_unlock(&microcode_mutex);
  469. put_online_cpus();
  470. out_pdev:
  471. platform_device_unregister(microcode_pdev);
  472. return error;
  473. }
  474. module_init(microcode_init);
  475. static void __exit microcode_exit(void)
  476. {
  477. struct cpuinfo_x86 *c = &cpu_data(0);
  478. microcode_dev_exit();
  479. unregister_hotcpu_notifier(&mc_cpu_notifier);
  480. unregister_syscore_ops(&mc_syscore_ops);
  481. get_online_cpus();
  482. mutex_lock(&microcode_mutex);
  483. subsys_interface_unregister(&mc_cpu_interface);
  484. mutex_unlock(&microcode_mutex);
  485. put_online_cpus();
  486. platform_device_unregister(microcode_pdev);
  487. microcode_ops = NULL;
  488. if (c->x86_vendor == X86_VENDOR_AMD)
  489. exit_amd_microcode();
  490. pr_info("Microcode Update Driver: v" MICROCODE_VERSION " removed.\n");
  491. }
  492. module_exit(microcode_exit);