rx.c 7.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285
  1. /*
  2. * This file is part of wl1271
  3. *
  4. * Copyright (C) 2009 Nokia Corporation
  5. *
  6. * Contact: Luciano Coelho <luciano.coelho@nokia.com>
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License
  10. * version 2 as published by the Free Software Foundation.
  11. *
  12. * This program is distributed in the hope that it will be useful, but
  13. * WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  15. * General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
  20. * 02110-1301 USA
  21. *
  22. */
  23. #include <linux/gfp.h>
  24. #include <linux/sched.h>
  25. #include "wl12xx.h"
  26. #include "debug.h"
  27. #include "acx.h"
  28. #include "reg.h"
  29. #include "rx.h"
  30. #include "tx.h"
  31. #include "io.h"
  32. static u8 wl12xx_rx_get_mem_block(struct wl12xx_fw_status *status,
  33. u32 drv_rx_counter)
  34. {
  35. return le32_to_cpu(status->rx_pkt_descs[drv_rx_counter]) &
  36. RX_MEM_BLOCK_MASK;
  37. }
  38. static u32 wl12xx_rx_get_buf_size(struct wl12xx_fw_status *status,
  39. u32 drv_rx_counter)
  40. {
  41. return (le32_to_cpu(status->rx_pkt_descs[drv_rx_counter]) &
  42. RX_BUF_SIZE_MASK) >> RX_BUF_SIZE_SHIFT_DIV;
  43. }
  44. static bool wl12xx_rx_get_unaligned(struct wl12xx_fw_status *status,
  45. u32 drv_rx_counter)
  46. {
  47. /* Convert the value to bool */
  48. return !!(le32_to_cpu(status->rx_pkt_descs[drv_rx_counter]) &
  49. RX_BUF_UNALIGNED_PAYLOAD);
  50. }
  51. static void wl1271_rx_status(struct wl1271 *wl,
  52. struct wl1271_rx_descriptor *desc,
  53. struct ieee80211_rx_status *status,
  54. u8 beacon)
  55. {
  56. memset(status, 0, sizeof(struct ieee80211_rx_status));
  57. if ((desc->flags & WL1271_RX_DESC_BAND_MASK) == WL1271_RX_DESC_BAND_BG)
  58. status->band = IEEE80211_BAND_2GHZ;
  59. else
  60. status->band = IEEE80211_BAND_5GHZ;
  61. status->rate_idx = wl1271_rate_to_idx(desc->rate, status->band);
  62. /* 11n support */
  63. if (desc->rate <= CONF_HW_RXTX_RATE_MCS0)
  64. status->flag |= RX_FLAG_HT;
  65. status->signal = desc->rssi;
  66. /*
  67. * FIXME: In wl1251, the SNR should be divided by two. In wl1271 we
  68. * need to divide by two for now, but TI has been discussing about
  69. * changing it. This needs to be rechecked.
  70. */
  71. wl->noise = desc->rssi - (desc->snr >> 1);
  72. status->freq = ieee80211_channel_to_frequency(desc->channel,
  73. status->band);
  74. if (desc->flags & WL1271_RX_DESC_ENCRYPT_MASK) {
  75. u8 desc_err_code = desc->status & WL1271_RX_DESC_STATUS_MASK;
  76. status->flag |= RX_FLAG_IV_STRIPPED | RX_FLAG_MMIC_STRIPPED |
  77. RX_FLAG_DECRYPTED;
  78. if (unlikely(desc_err_code == WL1271_RX_DESC_MIC_FAIL)) {
  79. status->flag |= RX_FLAG_MMIC_ERROR;
  80. wl1271_warning("Michael MIC error");
  81. }
  82. }
  83. }
  84. static int wl1271_rx_handle_data(struct wl1271 *wl, u8 *data, u32 length,
  85. bool unaligned, u8 *hlid)
  86. {
  87. struct wl1271_rx_descriptor *desc;
  88. struct sk_buff *skb;
  89. struct ieee80211_hdr *hdr;
  90. u8 *buf;
  91. u8 beacon = 0;
  92. u8 is_data = 0;
  93. u8 reserved = unaligned ? NET_IP_ALIGN : 0;
  94. u16 seq_num;
  95. /*
  96. * In PLT mode we seem to get frames and mac80211 warns about them,
  97. * workaround this by not retrieving them at all.
  98. */
  99. if (unlikely(wl->plt))
  100. return -EINVAL;
  101. /* the data read starts with the descriptor */
  102. desc = (struct wl1271_rx_descriptor *) data;
  103. if (desc->packet_class == WL12XX_RX_CLASS_LOGGER) {
  104. size_t len = length - sizeof(*desc);
  105. wl12xx_copy_fwlog(wl, data + sizeof(*desc), len);
  106. wake_up_interruptible(&wl->fwlog_waitq);
  107. return 0;
  108. }
  109. switch (desc->status & WL1271_RX_DESC_STATUS_MASK) {
  110. /* discard corrupted packets */
  111. case WL1271_RX_DESC_DRIVER_RX_Q_FAIL:
  112. case WL1271_RX_DESC_DECRYPT_FAIL:
  113. wl1271_warning("corrupted packet in RX with status: 0x%x",
  114. desc->status & WL1271_RX_DESC_STATUS_MASK);
  115. return -EINVAL;
  116. case WL1271_RX_DESC_SUCCESS:
  117. case WL1271_RX_DESC_MIC_FAIL:
  118. break;
  119. default:
  120. wl1271_error("invalid RX descriptor status: 0x%x",
  121. desc->status & WL1271_RX_DESC_STATUS_MASK);
  122. return -EINVAL;
  123. }
  124. /* skb length not included rx descriptor */
  125. skb = __dev_alloc_skb(length + reserved - sizeof(*desc), GFP_KERNEL);
  126. if (!skb) {
  127. wl1271_error("Couldn't allocate RX frame");
  128. return -ENOMEM;
  129. }
  130. /* reserve the unaligned payload(if any) */
  131. skb_reserve(skb, reserved);
  132. buf = skb_put(skb, length - sizeof(*desc));
  133. /*
  134. * Copy packets from aggregation buffer to the skbs without rx
  135. * descriptor and with packet payload aligned care. In case of unaligned
  136. * packets copy the packets in offset of 2 bytes guarantee IP header
  137. * payload aligned to 4 bytes.
  138. */
  139. memcpy(buf, data + sizeof(*desc), length - sizeof(*desc));
  140. *hlid = desc->hlid;
  141. hdr = (struct ieee80211_hdr *)skb->data;
  142. if (ieee80211_is_beacon(hdr->frame_control))
  143. beacon = 1;
  144. if (ieee80211_is_data_present(hdr->frame_control))
  145. is_data = 1;
  146. wl1271_rx_status(wl, desc, IEEE80211_SKB_RXCB(skb), beacon);
  147. seq_num = (le16_to_cpu(hdr->seq_ctrl) & IEEE80211_SCTL_SEQ) >> 4;
  148. wl1271_debug(DEBUG_RX, "rx skb 0x%p: %d B %s seq %d hlid %d", skb,
  149. skb->len - desc->pad_len,
  150. beacon ? "beacon" : "",
  151. seq_num, *hlid);
  152. skb_trim(skb, skb->len - desc->pad_len);
  153. skb_queue_tail(&wl->deferred_rx_queue, skb);
  154. queue_work(wl->freezable_wq, &wl->netstack_work);
  155. return is_data;
  156. }
  157. void wl12xx_rx(struct wl1271 *wl, struct wl12xx_fw_status *status)
  158. {
  159. struct wl1271_acx_mem_map *wl_mem_map = wl->target_mem_map;
  160. unsigned long active_hlids[BITS_TO_LONGS(WL12XX_MAX_LINKS)] = {0};
  161. u32 buf_size;
  162. u32 fw_rx_counter = status->fw_rx_counter & NUM_RX_PKT_DESC_MOD_MASK;
  163. u32 drv_rx_counter = wl->rx_counter & NUM_RX_PKT_DESC_MOD_MASK;
  164. u32 rx_counter;
  165. u32 mem_block;
  166. u32 pkt_length;
  167. u32 pkt_offset;
  168. u8 hlid;
  169. bool unaligned = false;
  170. while (drv_rx_counter != fw_rx_counter) {
  171. buf_size = 0;
  172. rx_counter = drv_rx_counter;
  173. while (rx_counter != fw_rx_counter) {
  174. pkt_length = wl12xx_rx_get_buf_size(status, rx_counter);
  175. if (buf_size + pkt_length > WL1271_AGGR_BUFFER_SIZE)
  176. break;
  177. buf_size += pkt_length;
  178. rx_counter++;
  179. rx_counter &= NUM_RX_PKT_DESC_MOD_MASK;
  180. }
  181. if (buf_size == 0) {
  182. wl1271_warning("received empty data");
  183. break;
  184. }
  185. if (wl->chip.id != CHIP_ID_1283_PG20) {
  186. /*
  187. * Choose the block we want to read
  188. * For aggregated packets, only the first memory block
  189. * should be retrieved. The FW takes care of the rest.
  190. */
  191. mem_block = wl12xx_rx_get_mem_block(status,
  192. drv_rx_counter);
  193. wl->rx_mem_pool_addr.addr = (mem_block << 8) +
  194. le32_to_cpu(wl_mem_map->packet_memory_pool_start);
  195. wl->rx_mem_pool_addr.addr_extra =
  196. wl->rx_mem_pool_addr.addr + 4;
  197. wl1271_write(wl, WL1271_SLV_REG_DATA,
  198. &wl->rx_mem_pool_addr,
  199. sizeof(wl->rx_mem_pool_addr), false);
  200. }
  201. /* Read all available packets at once */
  202. wl1271_read(wl, WL1271_SLV_MEM_DATA, wl->aggr_buf,
  203. buf_size, true);
  204. /* Split data into separate packets */
  205. pkt_offset = 0;
  206. while (pkt_offset < buf_size) {
  207. pkt_length = wl12xx_rx_get_buf_size(status,
  208. drv_rx_counter);
  209. unaligned = wl12xx_rx_get_unaligned(status,
  210. drv_rx_counter);
  211. /*
  212. * the handle data call can only fail in memory-outage
  213. * conditions, in that case the received frame will just
  214. * be dropped.
  215. */
  216. if (wl1271_rx_handle_data(wl,
  217. wl->aggr_buf + pkt_offset,
  218. pkt_length, unaligned,
  219. &hlid) == 1) {
  220. if (hlid < WL12XX_MAX_LINKS)
  221. __set_bit(hlid, active_hlids);
  222. else
  223. WARN(1,
  224. "hlid exceeded WL12XX_MAX_LINKS "
  225. "(%d)\n", hlid);
  226. }
  227. wl->rx_counter++;
  228. drv_rx_counter++;
  229. drv_rx_counter &= NUM_RX_PKT_DESC_MOD_MASK;
  230. pkt_offset += pkt_length;
  231. }
  232. }
  233. /*
  234. * Write the driver's packet counter to the FW. This is only required
  235. * for older hardware revisions
  236. */
  237. if (wl->quirks & WL12XX_QUIRK_END_OF_TRANSACTION)
  238. wl1271_write32(wl, RX_DRIVER_COUNTER_ADDRESS, wl->rx_counter);
  239. wl12xx_rearm_rx_streaming(wl, active_hlids);
  240. }