rtl818x.h 7.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245
  1. /*
  2. * Definitions for RTL818x hardware
  3. *
  4. * Copyright 2007 Michael Wu <flamingice@sourmilk.net>
  5. * Copyright 2007 Andrea Merello <andreamrl@tiscali.it>
  6. *
  7. * Based on the r8187 driver, which is:
  8. * Copyright 2005 Andrea Merello <andreamrl@tiscali.it>, et al.
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License version 2 as
  12. * published by the Free Software Foundation.
  13. */
  14. #ifndef RTL818X_H
  15. #define RTL818X_H
  16. struct rtl818x_csr {
  17. u8 MAC[6];
  18. u8 reserved_0[2];
  19. __le32 MAR[2];
  20. u8 RX_FIFO_COUNT;
  21. u8 reserved_1;
  22. u8 TX_FIFO_COUNT;
  23. u8 BQREQ;
  24. u8 reserved_2[4];
  25. __le32 TSFT[2];
  26. __le32 TLPDA;
  27. __le32 TNPDA;
  28. __le32 THPDA;
  29. __le16 BRSR;
  30. u8 BSSID[6];
  31. u8 RESP_RATE;
  32. u8 EIFS;
  33. u8 reserved_3[1];
  34. u8 CMD;
  35. #define RTL818X_CMD_TX_ENABLE (1 << 2)
  36. #define RTL818X_CMD_RX_ENABLE (1 << 3)
  37. #define RTL818X_CMD_RESET (1 << 4)
  38. u8 reserved_4[4];
  39. __le16 INT_MASK;
  40. __le16 INT_STATUS;
  41. #define RTL818X_INT_RX_OK (1 << 0)
  42. #define RTL818X_INT_RX_ERR (1 << 1)
  43. #define RTL818X_INT_TXL_OK (1 << 2)
  44. #define RTL818X_INT_TXL_ERR (1 << 3)
  45. #define RTL818X_INT_RX_DU (1 << 4)
  46. #define RTL818X_INT_RX_FO (1 << 5)
  47. #define RTL818X_INT_TXN_OK (1 << 6)
  48. #define RTL818X_INT_TXN_ERR (1 << 7)
  49. #define RTL818X_INT_TXH_OK (1 << 8)
  50. #define RTL818X_INT_TXH_ERR (1 << 9)
  51. #define RTL818X_INT_TXB_OK (1 << 10)
  52. #define RTL818X_INT_TXB_ERR (1 << 11)
  53. #define RTL818X_INT_ATIM (1 << 12)
  54. #define RTL818X_INT_BEACON (1 << 13)
  55. #define RTL818X_INT_TIME_OUT (1 << 14)
  56. #define RTL818X_INT_TX_FO (1 << 15)
  57. __le32 TX_CONF;
  58. #define RTL818X_TX_CONF_LOOPBACK_MAC (1 << 17)
  59. #define RTL818X_TX_CONF_LOOPBACK_CONT (3 << 17)
  60. #define RTL818X_TX_CONF_NO_ICV (1 << 19)
  61. #define RTL818X_TX_CONF_DISCW (1 << 20)
  62. #define RTL818X_TX_CONF_SAT_HWPLCP (1 << 24)
  63. #define RTL818X_TX_CONF_R8180_ABCD (2 << 25)
  64. #define RTL818X_TX_CONF_R8180_F (3 << 25)
  65. #define RTL818X_TX_CONF_R8185_ABC (4 << 25)
  66. #define RTL818X_TX_CONF_R8185_D (5 << 25)
  67. #define RTL818X_TX_CONF_R8187vD (5 << 25)
  68. #define RTL818X_TX_CONF_R8187vD_B (6 << 25)
  69. #define RTL818X_TX_CONF_HWVER_MASK (7 << 25)
  70. #define RTL818X_TX_CONF_DISREQQSIZE (1 << 28)
  71. #define RTL818X_TX_CONF_PROBE_DTS (1 << 29)
  72. #define RTL818X_TX_CONF_HW_SEQNUM (1 << 30)
  73. #define RTL818X_TX_CONF_CW_MIN (1 << 31)
  74. __le32 RX_CONF;
  75. #define RTL818X_RX_CONF_MONITOR (1 << 0)
  76. #define RTL818X_RX_CONF_NICMAC (1 << 1)
  77. #define RTL818X_RX_CONF_MULTICAST (1 << 2)
  78. #define RTL818X_RX_CONF_BROADCAST (1 << 3)
  79. #define RTL818X_RX_CONF_FCS (1 << 5)
  80. #define RTL818X_RX_CONF_DATA (1 << 18)
  81. #define RTL818X_RX_CONF_CTRL (1 << 19)
  82. #define RTL818X_RX_CONF_MGMT (1 << 20)
  83. #define RTL818X_RX_CONF_ADDR3 (1 << 21)
  84. #define RTL818X_RX_CONF_PM (1 << 22)
  85. #define RTL818X_RX_CONF_BSSID (1 << 23)
  86. #define RTL818X_RX_CONF_RX_AUTORESETPHY (1 << 28)
  87. #define RTL818X_RX_CONF_CSDM1 (1 << 29)
  88. #define RTL818X_RX_CONF_CSDM2 (1 << 30)
  89. #define RTL818X_RX_CONF_ONLYERLPKT (1 << 31)
  90. __le32 INT_TIMEOUT;
  91. __le32 TBDA;
  92. u8 EEPROM_CMD;
  93. #define RTL818X_EEPROM_CMD_READ (1 << 0)
  94. #define RTL818X_EEPROM_CMD_WRITE (1 << 1)
  95. #define RTL818X_EEPROM_CMD_CK (1 << 2)
  96. #define RTL818X_EEPROM_CMD_CS (1 << 3)
  97. #define RTL818X_EEPROM_CMD_NORMAL (0 << 6)
  98. #define RTL818X_EEPROM_CMD_LOAD (1 << 6)
  99. #define RTL818X_EEPROM_CMD_PROGRAM (2 << 6)
  100. #define RTL818X_EEPROM_CMD_CONFIG (3 << 6)
  101. u8 CONFIG0;
  102. u8 CONFIG1;
  103. u8 CONFIG2;
  104. #define RTL818X_CONFIG2_ANTENNA_DIV (1 << 6)
  105. __le32 ANAPARAM;
  106. u8 MSR;
  107. #define RTL818X_MSR_NO_LINK (0 << 2)
  108. #define RTL818X_MSR_ADHOC (1 << 2)
  109. #define RTL818X_MSR_INFRA (2 << 2)
  110. #define RTL818X_MSR_MASTER (3 << 2)
  111. #define RTL818X_MSR_ENEDCA (4 << 2)
  112. u8 CONFIG3;
  113. #define RTL818X_CONFIG3_ANAPARAM_WRITE (1 << 6)
  114. #define RTL818X_CONFIG3_GNT_SELECT (1 << 7)
  115. u8 CONFIG4;
  116. #define RTL818X_CONFIG4_POWEROFF (1 << 6)
  117. #define RTL818X_CONFIG4_VCOOFF (1 << 7)
  118. u8 TESTR;
  119. u8 reserved_9[2];
  120. u8 PGSELECT;
  121. u8 SECURITY;
  122. __le32 ANAPARAM2;
  123. u8 reserved_10[12];
  124. __le16 BEACON_INTERVAL;
  125. __le16 ATIM_WND;
  126. __le16 BEACON_INTERVAL_TIME;
  127. __le16 ATIMTR_INTERVAL;
  128. u8 PHY_DELAY;
  129. u8 CARRIER_SENSE_COUNTER;
  130. u8 reserved_11[2];
  131. u8 PHY[4];
  132. __le16 RFPinsOutput;
  133. __le16 RFPinsEnable;
  134. __le16 RFPinsSelect;
  135. __le16 RFPinsInput;
  136. __le32 RF_PARA;
  137. __le32 RF_TIMING;
  138. u8 GP_ENABLE;
  139. u8 GPIO0;
  140. u8 GPIO1;
  141. u8 reserved_12;
  142. __le32 HSSI_PARA;
  143. u8 reserved_13[4];
  144. u8 TX_AGC_CTL;
  145. #define RTL818X_TX_AGC_CTL_PERPACKET_GAIN_SHIFT (1 << 0)
  146. #define RTL818X_TX_AGC_CTL_PERPACKET_ANTSEL_SHIFT (1 << 1)
  147. #define RTL818X_TX_AGC_CTL_FEEDBACK_ANT (1 << 2)
  148. u8 TX_GAIN_CCK;
  149. u8 TX_GAIN_OFDM;
  150. u8 TX_ANTENNA;
  151. u8 reserved_14[16];
  152. u8 WPA_CONF;
  153. u8 reserved_15[3];
  154. u8 SIFS;
  155. u8 DIFS;
  156. u8 SLOT;
  157. u8 reserved_16[5];
  158. u8 CW_CONF;
  159. #define RTL818X_CW_CONF_PERPACKET_CW_SHIFT (1 << 0)
  160. #define RTL818X_CW_CONF_PERPACKET_RETRY_SHIFT (1 << 1)
  161. u8 CW_VAL;
  162. u8 RATE_FALLBACK;
  163. #define RTL818X_RATE_FALLBACK_ENABLE (1 << 7)
  164. u8 ACM_CONTROL;
  165. u8 reserved_17[24];
  166. u8 CONFIG5;
  167. u8 TX_DMA_POLLING;
  168. u8 reserved_18[2];
  169. __le16 CWR;
  170. u8 RETRY_CTR;
  171. u8 reserved_19[3];
  172. __le16 INT_MIG;
  173. /* RTL818X_R8187B_*: magic numbers from ioregisters */
  174. #define RTL818X_R8187B_B 0
  175. #define RTL818X_R8187B_D 1
  176. #define RTL818X_R8187B_E 2
  177. __le32 RDSAR;
  178. __le16 TID_AC_MAP;
  179. u8 reserved_20[4];
  180. u8 ANAPARAM3;
  181. u8 reserved_21[5];
  182. __le16 FEMR;
  183. u8 reserved_22[4];
  184. __le16 TALLY_CNT;
  185. u8 TALLY_SEL;
  186. } __packed;
  187. struct rtl818x_rf_ops {
  188. char *name;
  189. void (*init)(struct ieee80211_hw *);
  190. void (*stop)(struct ieee80211_hw *);
  191. void (*set_chan)(struct ieee80211_hw *, struct ieee80211_conf *);
  192. void (*conf_erp)(struct ieee80211_hw *, struct ieee80211_bss_conf *);
  193. u8 (*calc_rssi)(u8 agc, u8 sq);
  194. };
  195. /**
  196. * enum rtl818x_tx_desc_flags - Tx/Rx flags are common between RTL818X chips
  197. *
  198. * @RTL818X_TX_DESC_FLAG_NO_ENC: Disable hardware based encryption.
  199. * @RTL818X_TX_DESC_FLAG_TX_OK: TX frame was ACKed.
  200. * @RTL818X_TX_DESC_FLAG_SPLCP: Use short preamble.
  201. * @RTL818X_TX_DESC_FLAG_MOREFRAG: More fragments follow.
  202. * @RTL818X_TX_DESC_FLAG_CTS: Use CTS-to-self protection.
  203. * @RTL818X_TX_DESC_FLAG_RTS: Use RTS/CTS protection.
  204. * @RTL818X_TX_DESC_FLAG_LS: Last segment of the frame.
  205. * @RTL818X_TX_DESC_FLAG_FS: First segment of the frame.
  206. */
  207. enum rtl818x_tx_desc_flags {
  208. RTL818X_TX_DESC_FLAG_NO_ENC = (1 << 15),
  209. RTL818X_TX_DESC_FLAG_TX_OK = (1 << 15),
  210. RTL818X_TX_DESC_FLAG_SPLCP = (1 << 16),
  211. RTL818X_TX_DESC_FLAG_RX_UNDER = (1 << 16),
  212. RTL818X_TX_DESC_FLAG_MOREFRAG = (1 << 17),
  213. RTL818X_TX_DESC_FLAG_CTS = (1 << 18),
  214. RTL818X_TX_DESC_FLAG_RTS = (1 << 23),
  215. RTL818X_TX_DESC_FLAG_LS = (1 << 28),
  216. RTL818X_TX_DESC_FLAG_FS = (1 << 29),
  217. RTL818X_TX_DESC_FLAG_DMA = (1 << 30),
  218. RTL818X_TX_DESC_FLAG_OWN = (1 << 31)
  219. };
  220. enum rtl818x_rx_desc_flags {
  221. RTL818X_RX_DESC_FLAG_ICV_ERR = (1 << 12),
  222. RTL818X_RX_DESC_FLAG_CRC32_ERR = (1 << 13),
  223. RTL818X_RX_DESC_FLAG_PM = (1 << 14),
  224. RTL818X_RX_DESC_FLAG_RX_ERR = (1 << 15),
  225. RTL818X_RX_DESC_FLAG_BCAST = (1 << 16),
  226. RTL818X_RX_DESC_FLAG_PAM = (1 << 17),
  227. RTL818X_RX_DESC_FLAG_MCAST = (1 << 18),
  228. RTL818X_RX_DESC_FLAG_QOS = (1 << 19), /* RTL8187(B) only */
  229. RTL818X_RX_DESC_FLAG_TRSW = (1 << 24), /* RTL8187(B) only */
  230. RTL818X_RX_DESC_FLAG_SPLCP = (1 << 25),
  231. RTL818X_RX_DESC_FLAG_FOF = (1 << 26),
  232. RTL818X_RX_DESC_FLAG_DMA_FAIL = (1 << 27),
  233. RTL818X_RX_DESC_FLAG_LS = (1 << 28),
  234. RTL818X_RX_DESC_FLAG_FS = (1 << 29),
  235. RTL818X_RX_DESC_FLAG_EOR = (1 << 30),
  236. RTL818X_RX_DESC_FLAG_OWN = (1 << 31)
  237. };
  238. #endif /* RTL818X_H */