commands.h 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510
  1. /*
  2. * Intel Wireless Multicomm 3200 WiFi driver
  3. *
  4. * Copyright (C) 2009 Intel Corporation. All rights reserved.
  5. *
  6. * Redistribution and use in source and binary forms, with or without
  7. * modification, are permitted provided that the following conditions
  8. * are met:
  9. *
  10. * * Redistributions of source code must retain the above copyright
  11. * notice, this list of conditions and the following disclaimer.
  12. * * Redistributions in binary form must reproduce the above copyright
  13. * notice, this list of conditions and the following disclaimer in
  14. * the documentation and/or other materials provided with the
  15. * distribution.
  16. * * Neither the name of Intel Corporation nor the names of its
  17. * contributors may be used to endorse or promote products derived
  18. * from this software without specific prior written permission.
  19. *
  20. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  21. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  22. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  23. * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  24. * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  25. * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  26. * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  27. * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  28. * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  29. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31. *
  32. *
  33. * Intel Corporation <ilw@linux.intel.com>
  34. * Samuel Ortiz <samuel.ortiz@intel.com>
  35. * Zhu Yi <yi.zhu@intel.com>
  36. *
  37. */
  38. #ifndef __IWM_COMMANDS_H__
  39. #define __IWM_COMMANDS_H__
  40. #include <linux/ieee80211.h>
  41. #define IWM_BARKER_REBOOT_NOTIFICATION 0xF
  42. #define IWM_ACK_BARKER_NOTIFICATION 0x10
  43. /* UMAC commands */
  44. #define UMAC_RST_CTRL_FLG_LARC_CLK_EN 0x0001
  45. #define UMAC_RST_CTRL_FLG_LARC_RESET 0x0002
  46. #define UMAC_RST_CTRL_FLG_FUNC_RESET 0x0004
  47. #define UMAC_RST_CTRL_FLG_DEV_RESET 0x0008
  48. #define UMAC_RST_CTRL_FLG_WIFI_CORE_EN 0x0010
  49. #define UMAC_RST_CTRL_FLG_WIFI_LINK_EN 0x0040
  50. #define UMAC_RST_CTRL_FLG_WIFI_MLME_EN 0x0080
  51. #define UMAC_RST_CTRL_FLG_NVM_RELOAD 0x0100
  52. struct iwm_umac_cmd_reset {
  53. __le32 flags;
  54. } __packed;
  55. #define UMAC_PARAM_TBL_ORD_FIX 0x0
  56. #define UMAC_PARAM_TBL_ORD_VAR 0x1
  57. #define UMAC_PARAM_TBL_CFG_FIX 0x2
  58. #define UMAC_PARAM_TBL_CFG_VAR 0x3
  59. #define UMAC_PARAM_TBL_BSS_TRK 0x4
  60. #define UMAC_PARAM_TBL_FA_CFG_FIX 0x5
  61. #define UMAC_PARAM_TBL_STA 0x6
  62. #define UMAC_PARAM_TBL_CHN 0x7
  63. #define UMAC_PARAM_TBL_STATISTICS 0x8
  64. /* fast access table */
  65. enum {
  66. CFG_FRAG_THRESHOLD = 0,
  67. CFG_FRAME_RETRY_LIMIT,
  68. CFG_OS_QUEUE_UTIL_TH,
  69. CFG_RX_FILTER,
  70. /* <-- LAST --> */
  71. FAST_ACCESS_CFG_TBL_FIX_LAST
  72. };
  73. /* fixed size table */
  74. enum {
  75. CFG_POWER_INDEX = 0,
  76. CFG_PM_LEGACY_RX_TIMEOUT,
  77. CFG_PM_LEGACY_TX_TIMEOUT,
  78. CFG_PM_CTRL_FLAGS,
  79. CFG_PM_KEEP_ALIVE_IN_BEACONS,
  80. CFG_BT_ON_THRESHOLD,
  81. CFG_RTS_THRESHOLD,
  82. CFG_CTS_TO_SELF,
  83. CFG_COEX_MODE,
  84. CFG_WIRELESS_MODE,
  85. CFG_ASSOCIATION_TIMEOUT,
  86. CFG_ROAM_TIMEOUT,
  87. CFG_CAPABILITY_SUPPORTED_RATES,
  88. CFG_SCAN_ALLOWED_UNASSOC_FLAGS,
  89. CFG_SCAN_ALLOWED_MAIN_ASSOC_FLAGS,
  90. CFG_SCAN_ALLOWED_PAN_ASSOC_FLAGS,
  91. CFG_SCAN_INTERNAL_PERIODIC_ENABLED,
  92. CFG_SCAN_IMM_INTERNAL_PERIODIC_SCAN_ON_INIT,
  93. CFG_SCAN_DEFAULT_PERIODIC_FREQ_SEC,
  94. CFG_SCAN_NUM_PASSIVE_CHAN_PER_PARTIAL_SCAN,
  95. CFG_TLC_SUPPORTED_TX_HT_RATES,
  96. CFG_TLC_SUPPORTED_TX_RATES,
  97. CFG_TLC_SPATIAL_STREAM_SUPPORTED,
  98. CFG_TLC_RETRY_PER_RATE,
  99. CFG_TLC_RETRY_PER_HT_RATE,
  100. CFG_TLC_FIXED_MCS,
  101. CFG_TLC_CONTROL_FLAGS,
  102. CFG_TLC_SR_MIN_FAIL,
  103. CFG_TLC_SR_MIN_PASS,
  104. CFG_TLC_HT_STAY_IN_COL_PASS_THRESH,
  105. CFG_TLC_HT_STAY_IN_COL_FAIL_THRESH,
  106. CFG_TLC_LEGACY_STAY_IN_COL_PASS_THRESH,
  107. CFG_TLC_LEGACY_STAY_IN_COL_FAIL_THRESH,
  108. CFG_TLC_HT_FLUSH_STATS_PACKETS,
  109. CFG_TLC_LEGACY_FLUSH_STATS_PACKETS,
  110. CFG_TLC_LEGACY_FLUSH_STATS_MS,
  111. CFG_TLC_HT_FLUSH_STATS_MS,
  112. CFG_TLC_STAY_IN_COL_TIME_OUT,
  113. CFG_TLC_AGG_SHORT_LIM,
  114. CFG_TLC_AGG_LONG_LIM,
  115. CFG_TLC_HT_SR_NO_DECREASE,
  116. CFG_TLC_LEGACY_SR_NO_DECREASE,
  117. CFG_TLC_SR_FORCE_DECREASE,
  118. CFG_TLC_SR_ALLOW_INCREASE,
  119. CFG_TLC_AGG_SET_LONG,
  120. CFG_TLC_AUTO_AGGREGATION,
  121. CFG_TLC_AGG_THRESHOLD,
  122. CFG_TLC_TID_LOAD_THRESHOLD,
  123. CFG_TLC_BLOCK_ACK_TIMEOUT,
  124. CFG_TLC_NO_BA_COUNTED_AS_ONE,
  125. CFG_TLC_NUM_BA_STREAMS_ALLOWED,
  126. CFG_TLC_NUM_BA_STREAMS_PRESENT,
  127. CFG_TLC_RENEW_ADDBA_DELAY,
  128. CFG_TLC_NUM_OF_MULTISEC_TO_COUN_LOAD,
  129. CFG_TLC_IS_STABLE_IN_HT,
  130. CFG_TLC_SR_SIC_1ST_FAIL,
  131. CFG_TLC_SR_SIC_1ST_PASS,
  132. CFG_TLC_SR_SIC_TOTAL_FAIL,
  133. CFG_TLC_SR_SIC_TOTAL_PASS,
  134. CFG_RLC_CHAIN_CTRL,
  135. CFG_TRK_TABLE_OP_MODE,
  136. CFG_TRK_TABLE_RSSI_THRESHOLD,
  137. CFG_TX_PWR_TARGET, /* Used By xVT */
  138. CFG_TX_PWR_LIMIT_USR,
  139. CFG_TX_PWR_LIMIT_BSS, /* 11d limit */
  140. CFG_TX_PWR_LIMIT_BSS_CONSTRAINT, /* 11h constraint */
  141. CFG_TX_PWR_MODE,
  142. CFG_MLME_DBG_NOTIF_BLOCK,
  143. CFG_BT_OFF_BECONS_INTERVALS,
  144. CFG_BT_FRAG_DURATION,
  145. CFG_ACTIVE_CHAINS,
  146. CFG_CALIB_CTRL,
  147. CFG_CAPABILITY_SUPPORTED_HT_RATES,
  148. CFG_HT_MAC_PARAM_INFO,
  149. CFG_MIMO_PS_MODE,
  150. CFG_HT_DEFAULT_CAPABILIES_INFO,
  151. CFG_LED_SC_RESOLUTION_FACTOR,
  152. CFG_PTAM_ENERGY_CCK_DET_DEFAULT,
  153. CFG_PTAM_CORR40_4_TH_ADD_MIN_MRC_DEFAULT,
  154. CFG_PTAM_CORR40_4_TH_ADD_MIN_DEFAULT,
  155. CFG_PTAM_CORR32_4_TH_ADD_MIN_MRC_DEFAULT,
  156. CFG_PTAM_CORR32_4_TH_ADD_MIN_DEFAULT,
  157. CFG_PTAM_CORR32_1_TH_ADD_MIN_MRC_DEFAULT,
  158. CFG_PTAM_CORR32_1_TH_ADD_MIN_DEFAULT,
  159. CFG_PTAM_ENERGY_CCK_DET_MIN_VAL,
  160. CFG_PTAM_CORR40_4_TH_ADD_MIN_MRC_MIN_VAL,
  161. CFG_PTAM_CORR40_4_TH_ADD_MIN_MIN_VAL,
  162. CFG_PTAM_CORR32_4_TH_ADD_MIN_MRC_MIN_VAL,
  163. CFG_PTAM_CORR32_4_TH_ADD_MIN_MIN_VAL,
  164. CFG_PTAM_CORR32_1_TH_ADD_MIN_MRC_MIN_VAL,
  165. CFG_PTAM_CORR32_1_TH_ADD_MIN_MIN_VAL,
  166. CFG_PTAM_ENERGY_CCK_DET_MAX_VAL,
  167. CFG_PTAM_CORR40_4_TH_ADD_MIN_MRC_MAX_VAL,
  168. CFG_PTAM_CORR40_4_TH_ADD_MIN_MAX_VAL,
  169. CFG_PTAM_CORR32_4_TH_ADD_MIN_MRC_MAX_VAL,
  170. CFG_PTAM_CORR32_4_TH_ADD_MIN_MAX_VAL,
  171. CFG_PTAM_CORR32_1_TH_ADD_MIN_MRC_MAX_VAL,
  172. CFG_PTAM_CORR32_1_TH_ADD_MIN_MAX_VAL,
  173. CFG_PTAM_ENERGY_CCK_DET_STEP_VAL,
  174. CFG_PTAM_CORR40_4_TH_ADD_MIN_MRC_STEP_VAL,
  175. CFG_PTAM_CORR40_4_TH_ADD_MIN_STEP_VAL,
  176. CFG_PTAM_CORR32_4_TH_ADD_MIN_MRC_STEP_VAL,
  177. CFG_PTAM_CORR32_4_TH_ADD_MIN_STEP_VAL,
  178. CFG_PTAM_CORR32_1_TH_ADD_MIN_MRC_STEP_VAL,
  179. CFG_PTAM_CORR32_1_TH_ADD_MIN_STEP_VAL,
  180. CFG_PTAM_LINK_SENS_FA_OFDM_MAX,
  181. CFG_PTAM_LINK_SENS_FA_OFDM_MIN,
  182. CFG_PTAM_LINK_SENS_FA_CCK_MAX,
  183. CFG_PTAM_LINK_SENS_FA_CCK_MIN,
  184. CFG_PTAM_LINK_SENS_NRG_DIFF,
  185. CFG_PTAM_LINK_SENS_NRG_MARGIN,
  186. CFG_PTAM_LINK_SENS_MAX_NUMBER_OF_TIMES_IN_CCK_NO_FA,
  187. CFG_PTAM_LINK_SENS_AUTO_CORR_MAX_TH_CCK,
  188. CFG_AGG_MGG_TID_LOAD_ADDBA_THRESHOLD,
  189. CFG_AGG_MGG_TID_LOAD_DELBA_THRESHOLD,
  190. CFG_AGG_MGG_ADDBA_BUF_SIZE,
  191. CFG_AGG_MGG_ADDBA_INACTIVE_TIMEOUT,
  192. CFG_AGG_MGG_ADDBA_DEBUG_FLAGS,
  193. CFG_SCAN_PERIODIC_RSSI_HIGH_THRESHOLD,
  194. CFG_SCAN_PERIODIC_COEF_RSSI_HIGH,
  195. CFG_11D_ENABLED,
  196. CFG_11H_FEATURE_FLAGS,
  197. /* <-- LAST --> */
  198. CFG_TBL_FIX_LAST
  199. };
  200. /* variable size table */
  201. enum {
  202. CFG_NET_ADDR = 0,
  203. CFG_LED_PATTERN_TABLE,
  204. /* <-- LAST --> */
  205. CFG_TBL_VAR_LAST
  206. };
  207. struct iwm_umac_cmd_set_param_fix {
  208. __le16 tbl;
  209. __le16 key;
  210. __le32 value;
  211. } __packed;
  212. struct iwm_umac_cmd_set_param_var {
  213. __le16 tbl;
  214. __le16 key;
  215. __le16 len;
  216. __le16 reserved;
  217. } __packed;
  218. struct iwm_umac_cmd_get_param {
  219. __le16 tbl;
  220. __le16 key;
  221. } __packed;
  222. struct iwm_umac_cmd_get_param_resp {
  223. __le16 tbl;
  224. __le16 key;
  225. __le16 len;
  226. __le16 reserved;
  227. } __packed;
  228. struct iwm_umac_cmd_eeprom_proxy_hdr {
  229. __le32 type;
  230. __le32 offset;
  231. __le32 len;
  232. } __packed;
  233. struct iwm_umac_cmd_eeprom_proxy {
  234. struct iwm_umac_cmd_eeprom_proxy_hdr hdr;
  235. u8 buf[0];
  236. } __packed;
  237. #define IWM_UMAC_CMD_EEPROM_TYPE_READ 0x1
  238. #define IWM_UMAC_CMD_EEPROM_TYPE_WRITE 0x2
  239. #define UMAC_CHANNEL_FLAG_VALID BIT(0)
  240. #define UMAC_CHANNEL_FLAG_IBSS BIT(1)
  241. #define UMAC_CHANNEL_FLAG_ACTIVE BIT(3)
  242. #define UMAC_CHANNEL_FLAG_RADAR BIT(4)
  243. #define UMAC_CHANNEL_FLAG_DFS BIT(7)
  244. struct iwm_umac_channel_info {
  245. u8 band;
  246. u8 type;
  247. u8 reserved;
  248. u8 flags;
  249. __le32 channels_mask;
  250. } __packed;
  251. struct iwm_umac_cmd_get_channel_list {
  252. __le16 count;
  253. __le16 reserved;
  254. struct iwm_umac_channel_info ch[0];
  255. } __packed;
  256. /* UMAC WiFi interface commands */
  257. /* Coexistence mode */
  258. #define COEX_MODE_SA 0x1
  259. #define COEX_MODE_XOR 0x2
  260. #define COEX_MODE_CM 0x3
  261. #define COEX_MODE_MAX 0x4
  262. /* Wireless mode */
  263. #define WIRELESS_MODE_11A 0x1
  264. #define WIRELESS_MODE_11G 0x2
  265. #define WIRELESS_MODE_11N 0x4
  266. #define UMAC_PROFILE_EX_IE_REQUIRED 0x1
  267. #define UMAC_PROFILE_QOS_ALLOWED 0x2
  268. /* Scanning */
  269. #define UMAC_WIFI_IF_PROBE_OPTION_MAX 10
  270. #define UMAC_WIFI_IF_SCAN_TYPE_USER 0x0
  271. #define UMAC_WIFI_IF_SCAN_TYPE_UMAC_RESERVED 0x1
  272. #define UMAC_WIFI_IF_SCAN_TYPE_HOST_PERIODIC 0x2
  273. #define UMAC_WIFI_IF_SCAN_TYPE_MAX 0x3
  274. struct iwm_umac_ssid {
  275. u8 ssid_len;
  276. u8 ssid[IEEE80211_MAX_SSID_LEN];
  277. u8 reserved[3];
  278. } __packed;
  279. struct iwm_umac_cmd_scan_request {
  280. struct iwm_umac_wifi_if hdr;
  281. __le32 type; /* UMAC_WIFI_IF_SCAN_TYPE_* */
  282. u8 ssid_num;
  283. u8 seq_num;
  284. u8 timeout; /* In seconds */
  285. u8 reserved;
  286. struct iwm_umac_ssid ssids[UMAC_WIFI_IF_PROBE_OPTION_MAX];
  287. } __packed;
  288. #define UMAC_CIPHER_TYPE_NONE 0xFF
  289. #define UMAC_CIPHER_TYPE_USE_GROUPCAST 0x00
  290. #define UMAC_CIPHER_TYPE_WEP_40 0x01
  291. #define UMAC_CIPHER_TYPE_WEP_104 0x02
  292. #define UMAC_CIPHER_TYPE_TKIP 0x04
  293. #define UMAC_CIPHER_TYPE_CCMP 0x08
  294. /* Supported authentication types - bitmap */
  295. #define UMAC_AUTH_TYPE_OPEN 0x00
  296. #define UMAC_AUTH_TYPE_LEGACY_PSK 0x01
  297. #define UMAC_AUTH_TYPE_8021X 0x02
  298. #define UMAC_AUTH_TYPE_RSNA_PSK 0x04
  299. /* iwm_umac_security.flag is WPA supported -- bits[0:0] */
  300. #define UMAC_SEC_FLG_WPA_ON_POS 0
  301. #define UMAC_SEC_FLG_WPA_ON_SEED 1
  302. #define UMAC_SEC_FLG_WPA_ON_MSK (UMAC_SEC_FLG_WPA_ON_SEED << \
  303. UMAC_SEC_FLG_WPA_ON_POS)
  304. /* iwm_umac_security.flag is WPA2 supported -- bits [1:1] */
  305. #define UMAC_SEC_FLG_RSNA_ON_POS 1
  306. #define UMAC_SEC_FLG_RSNA_ON_SEED 1
  307. #define UMAC_SEC_FLG_RSNA_ON_MSK (UMAC_SEC_FLG_RSNA_ON_SEED << \
  308. UMAC_SEC_FLG_RSNA_ON_POS)
  309. /* iwm_umac_security.flag is WSC mode on -- bits [2:2] */
  310. #define UMAC_SEC_FLG_WSC_ON_POS 2
  311. #define UMAC_SEC_FLG_WSC_ON_SEED 1
  312. #define UMAC_SEC_FLG_WSC_ON_MSK (UMAC_SEC_FLG_WSC_ON_SEED << \
  313. UMAC_SEC_FLG_WSC_ON_POS)
  314. /* Legacy profile can use only WEP40 and WEP104 for encryption and
  315. * OPEN or PSK for authentication */
  316. #define UMAC_SEC_FLG_LEGACY_PROFILE 0
  317. struct iwm_umac_security {
  318. u8 auth_type;
  319. u8 ucast_cipher;
  320. u8 mcast_cipher;
  321. u8 flags;
  322. } __packed;
  323. struct iwm_umac_ibss {
  324. u8 beacon_interval; /* in millisecond */
  325. u8 atim; /* in millisecond */
  326. s8 join_only;
  327. u8 band;
  328. u8 channel;
  329. u8 reserved[3];
  330. } __packed;
  331. #define UMAC_MODE_BSS 0
  332. #define UMAC_MODE_IBSS 1
  333. #define UMAC_BSSID_MAX 4
  334. struct iwm_umac_profile {
  335. struct iwm_umac_wifi_if hdr;
  336. __le32 mode;
  337. struct iwm_umac_ssid ssid;
  338. u8 bssid[UMAC_BSSID_MAX][ETH_ALEN];
  339. struct iwm_umac_security sec;
  340. struct iwm_umac_ibss ibss;
  341. __le32 channel_2ghz;
  342. __le32 channel_5ghz;
  343. __le16 flags;
  344. u8 wireless_mode;
  345. u8 bss_num;
  346. } __packed;
  347. struct iwm_umac_invalidate_profile {
  348. struct iwm_umac_wifi_if hdr;
  349. u8 reason;
  350. u8 reserved[3];
  351. } __packed;
  352. /* Encryption key commands */
  353. struct iwm_umac_key_wep40 {
  354. struct iwm_umac_wifi_if hdr;
  355. struct iwm_umac_key_hdr key_hdr;
  356. u8 key[WLAN_KEY_LEN_WEP40];
  357. u8 static_key;
  358. u8 reserved[2];
  359. } __packed;
  360. struct iwm_umac_key_wep104 {
  361. struct iwm_umac_wifi_if hdr;
  362. struct iwm_umac_key_hdr key_hdr;
  363. u8 key[WLAN_KEY_LEN_WEP104];
  364. u8 static_key;
  365. u8 reserved[2];
  366. } __packed;
  367. #define IWM_TKIP_KEY_SIZE 16
  368. #define IWM_TKIP_MIC_SIZE 8
  369. struct iwm_umac_key_tkip {
  370. struct iwm_umac_wifi_if hdr;
  371. struct iwm_umac_key_hdr key_hdr;
  372. u8 iv_count[6];
  373. u8 reserved[2];
  374. u8 tkip_key[IWM_TKIP_KEY_SIZE];
  375. u8 mic_rx_key[IWM_TKIP_MIC_SIZE];
  376. u8 mic_tx_key[IWM_TKIP_MIC_SIZE];
  377. } __packed;
  378. struct iwm_umac_key_ccmp {
  379. struct iwm_umac_wifi_if hdr;
  380. struct iwm_umac_key_hdr key_hdr;
  381. u8 iv_count[6];
  382. u8 reserved[2];
  383. u8 key[WLAN_KEY_LEN_CCMP];
  384. } __packed;
  385. struct iwm_umac_key_remove {
  386. struct iwm_umac_wifi_if hdr;
  387. struct iwm_umac_key_hdr key_hdr;
  388. } __packed;
  389. struct iwm_umac_tx_key_id {
  390. struct iwm_umac_wifi_if hdr;
  391. u8 key_idx;
  392. u8 reserved[3];
  393. } __packed;
  394. struct iwm_umac_pwr_trigger {
  395. struct iwm_umac_wifi_if hdr;
  396. __le32 reseved;
  397. } __packed;
  398. struct iwm_umac_cmd_stats_req {
  399. __le32 flags;
  400. } __packed;
  401. struct iwm_umac_cmd_stop_resume_tx {
  402. u8 flags;
  403. u8 sta_id;
  404. __le16 stop_resume_tid_msk;
  405. __le16 last_seq_num[IWM_UMAC_TID_NR];
  406. u16 reserved;
  407. } __packed;
  408. #define IWM_CMD_PMKID_ADD 1
  409. #define IWM_CMD_PMKID_DEL 2
  410. #define IWM_CMD_PMKID_FLUSH 3
  411. struct iwm_umac_pmkid_update {
  412. struct iwm_umac_wifi_if hdr;
  413. __le32 command;
  414. u8 bssid[ETH_ALEN];
  415. __le16 reserved;
  416. u8 pmkid[WLAN_PMKID_LEN];
  417. } __packed;
  418. /* LMAC commands */
  419. int iwm_read_mac(struct iwm_priv *iwm, u8 *mac);
  420. int iwm_send_prio_table(struct iwm_priv *iwm);
  421. int iwm_send_init_calib_cfg(struct iwm_priv *iwm, u8 calib_requested);
  422. int iwm_send_periodic_calib_cfg(struct iwm_priv *iwm, u8 calib_requested);
  423. int iwm_send_calib_results(struct iwm_priv *iwm);
  424. int iwm_store_rxiq_calib_result(struct iwm_priv *iwm);
  425. int iwm_send_ct_kill_cfg(struct iwm_priv *iwm, u8 entry, u8 exit);
  426. /* UMAC commands */
  427. int iwm_send_wifi_if_cmd(struct iwm_priv *iwm, void *payload, u16 payload_size,
  428. bool resp);
  429. int iwm_send_umac_reset(struct iwm_priv *iwm, __le32 reset_flags, bool resp);
  430. int iwm_umac_set_config_fix(struct iwm_priv *iwm, u16 tbl, u16 key, u32 value);
  431. int iwm_umac_set_config_var(struct iwm_priv *iwm, u16 key,
  432. void *payload, u16 payload_size);
  433. int iwm_send_umac_config(struct iwm_priv *iwm, __le32 reset_flags);
  434. int iwm_send_mlme_profile(struct iwm_priv *iwm);
  435. int __iwm_invalidate_mlme_profile(struct iwm_priv *iwm);
  436. int iwm_invalidate_mlme_profile(struct iwm_priv *iwm);
  437. int iwm_send_packet(struct iwm_priv *iwm, struct sk_buff *skb, int pool_id);
  438. int iwm_set_tx_key(struct iwm_priv *iwm, u8 key_idx);
  439. int iwm_set_key(struct iwm_priv *iwm, bool remove, struct iwm_key *key);
  440. int iwm_tx_power_trigger(struct iwm_priv *iwm);
  441. int iwm_send_umac_stats_req(struct iwm_priv *iwm, u32 flags);
  442. int iwm_send_umac_channel_list(struct iwm_priv *iwm);
  443. int iwm_scan_ssids(struct iwm_priv *iwm, struct cfg80211_ssid *ssids,
  444. int ssid_num);
  445. int iwm_scan_one_ssid(struct iwm_priv *iwm, u8 *ssid, int ssid_len);
  446. int iwm_send_umac_stop_resume_tx(struct iwm_priv *iwm,
  447. struct iwm_umac_notif_stop_resume_tx *ntf);
  448. int iwm_send_pmkid_update(struct iwm_priv *iwm,
  449. struct cfg80211_pmksa *pmksa, u32 command);
  450. /* UDMA commands */
  451. int iwm_target_reset(struct iwm_priv *iwm);
  452. #endif