tegra-trimslice.dts 969 B

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778
  1. /dts-v1/;
  2. /include/ "tegra20.dtsi"
  3. / {
  4. model = "Compulab TrimSlice board";
  5. compatible = "compulab,trimslice", "nvidia,tegra20";
  6. memory@0 {
  7. reg = < 0x00000000 0x40000000 >;
  8. };
  9. i2c@7000c000 {
  10. clock-frequency = <400000>;
  11. };
  12. i2c@7000c400 {
  13. clock-frequency = <400000>;
  14. };
  15. i2c@7000c500 {
  16. clock-frequency = <400000>;
  17. };
  18. i2c@7000d000 {
  19. status = "disable";
  20. };
  21. i2s@70002800 {
  22. status = "disable";
  23. };
  24. i2s@70002a00 {
  25. status = "disable";
  26. };
  27. das@70000c00 {
  28. status = "disable";
  29. };
  30. serial@70006000 {
  31. clock-frequency = < 216000000 >;
  32. };
  33. serial@70006040 {
  34. status = "disable";
  35. };
  36. serial@70006200 {
  37. status = "disable";
  38. };
  39. serial@70006300 {
  40. status = "disable";
  41. };
  42. serial@70006400 {
  43. status = "disable";
  44. };
  45. sdhci@c8000000 {
  46. status = "disable";
  47. };
  48. sdhci@c8000200 {
  49. status = "disable";
  50. };
  51. sdhci@c8000400 {
  52. status = "disable";
  53. };
  54. sdhci@c8000600 {
  55. cd-gpios = <&gpio 121 0>;
  56. wp-gpios = <&gpio 122 0>;
  57. };
  58. };