msm8974-camera.dtsi 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234
  1. /*
  2. * Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 and
  6. * only version 2 as published by the Free Software Foundation.
  7. *
  8. * This program is distributed in the hope that it will be useful,
  9. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  10. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  11. * GNU General Public License for more details.
  12. */
  13. &soc {
  14. qcom,msm-cam@fd8C0000 {
  15. compatible = "qcom,msm-cam";
  16. reg = <0xfd8C0000 0x10000>;
  17. reg-names = "msm-cam";
  18. };
  19. qcom,csiphy@fda0ac00 {
  20. cell-index = <0>;
  21. compatible = "qcom,csiphy";
  22. reg = <0xfda0ac00 0x200>,
  23. <0xfda00030 0x4>;
  24. reg-names = "csiphy", "csiphy_clk_mux";
  25. interrupts = <0 78 0>;
  26. interrupt-names = "csiphy";
  27. };
  28. qcom,csiphy@fda0b000 {
  29. cell-index = <1>;
  30. compatible = "qcom,csiphy";
  31. reg = <0xfda0b000 0x200>,
  32. <0xfda00038 0x4>;
  33. reg-names = "csiphy", "csiphy_clk_mux";
  34. interrupts = <0 79 0>;
  35. interrupt-names = "csiphy";
  36. };
  37. qcom,csiphy@fda0b400 {
  38. cell-index = <2>;
  39. compatible = "qcom,csiphy";
  40. reg = <0xfda0b400 0x200>,
  41. <0xfda00040 0x4>;
  42. reg-names = "csiphy", "csiphy_clk_mux";
  43. interrupts = <0 80 0>;
  44. interrupt-names = "csiphy";
  45. };
  46. qcom,csid@fda08000 {
  47. cell-index = <0>;
  48. compatible = "qcom,csid";
  49. reg = <0xfda08000 0x100>;
  50. reg-names = "csid";
  51. interrupts = <0 51 0>;
  52. interrupt-names = "csid";
  53. qcom,csi-vdd-voltage = <1800000>;
  54. qcom,mipi-csi-vdd-supply = <&pm8941_l12>;
  55. };
  56. qcom,csid@fda08400 {
  57. cell-index = <1>;
  58. compatible = "qcom,csid";
  59. reg = <0xfda08400 0x100>;
  60. reg-names = "csid";
  61. interrupts = <0 52 0>;
  62. interrupt-names = "csid";
  63. qcom,csi-vdd-voltage = <1800000>;
  64. qcom,mipi-csi-vdd-supply = <&pm8941_l12>;
  65. };
  66. qcom,csid@fda08800 {
  67. cell-index = <2>;
  68. compatible = "qcom,csid";
  69. reg = <0xfda08800 0x100>;
  70. reg-names = "csid";
  71. interrupts = <0 53 0>;
  72. interrupt-names = "csid";
  73. qcom,csi-vdd-voltage = <1800000>;
  74. qcom,mipi-csi-vdd-supply = <&pm8941_l12>;
  75. };
  76. qcom,csid@fda08C00 {
  77. cell-index = <3>;
  78. compatible = "qcom,csid";
  79. reg = <0xfda08C00 0x100>;
  80. reg-names = "csid";
  81. interrupts = <0 54 0>;
  82. interrupt-names = "csid";
  83. qcom,csi-vdd-voltage = <1800000>;
  84. qcom,mipi-csi-vdd-supply = <&pm8941_l12>;
  85. };
  86. qcom,ispif@fda0A000 {
  87. cell-index = <0>;
  88. compatible = "qcom,ispif-v3.0", "qcom,ispif";
  89. reg = <0xfda0A000 0x500>,
  90. <0xfda00020 0x10>;
  91. reg-names = "ispif", "csi_clk_mux";
  92. interrupts = <0 55 0>;
  93. interrupt-names = "ispif";
  94. qcom,num-isps = <0x2>;
  95. };
  96. qcom,vfe@fda10000 {
  97. cell-index = <0>;
  98. compatible = "qcom,vfe40";
  99. reg = <0xfda10000 0x1000>,
  100. <0xfda40000 0x200>,
  101. <0xfd4a8000 0x4>;
  102. reg-names = "vfe", "vfe_vbif", "tcsr";
  103. interrupts = <0 57 0>;
  104. interrupt-names = "vfe";
  105. vdd-supply = <&gdsc_vfe>;
  106. };
  107. qcom,vfe@fda14000 {
  108. cell-index = <1>;
  109. compatible = "qcom,vfe40";
  110. reg = <0xfda14000 0x1000>,
  111. <0xfda40000 0x200>,
  112. <0xfd4a8000 0x4>;
  113. reg-names = "vfe", "vfe_vbif", "tcsr";
  114. interrupts = <0 58 0>;
  115. interrupt-names = "vfe";
  116. vdd-supply = <&gdsc_vfe>;
  117. };
  118. qcom,jpeg@fda1c000 {
  119. cell-index = <0>;
  120. compatible = "qcom,jpeg";
  121. reg = <0xfda1c000 0x400>;
  122. reg-names = "jpeg";
  123. interrupts = <0 59 0>;
  124. interrupt-names = "jpeg";
  125. vdd-supply = <&gdsc_jpeg>;
  126. };
  127. qcom,jpeg@fda20000 {
  128. cell-index = <1>;
  129. compatible = "qcom,jpeg";
  130. reg = <0xfda20000 0x400>;
  131. reg-names = "jpeg";
  132. interrupts = <0 60 0>;
  133. interrupt-names = "jpeg";
  134. vdd-supply = <&gdsc_jpeg>;
  135. };
  136. qcom,jpeg@fda24000 {
  137. cell-index = <2>;
  138. compatible = "qcom,jpeg";
  139. reg = <0xfda24000 0x400>;
  140. reg-names = "jpeg";
  141. interrupts = <0 61 0>;
  142. interrupt-names = "jpeg";
  143. vdd-supply = <&gdsc_jpeg>;
  144. };
  145. qcom,irqrouter@fda00000 {
  146. cell-index = <0>;
  147. compatible = "qcom,irqrouter";
  148. reg = <0xfda00000 0x100>;
  149. reg-names = "irqrouter";
  150. };
  151. qcom,cpp@fda04000 {
  152. cell-index = <0>;
  153. compatible = "qcom,cpp";
  154. reg = <0xfda04000 0x100>,
  155. <0xfda40000 0x200>,
  156. <0xfda18000 0x018>;
  157. reg-names = "cpp", "cpp_vbif", "cpp_hw";
  158. interrupts = <0 49 0>;
  159. interrupt-names = "cpp";
  160. vdd-supply = <&gdsc_vfe>;
  161. };
  162. cci: qcom,cci@fda0C000 {
  163. cell-index = <0>;
  164. compatible = "qcom,cci";
  165. reg = <0xfda0C000 0x1000>;
  166. #address-cells = <1>;
  167. #size-cells = <0>;
  168. reg-names = "cci";
  169. interrupts = <0 50 0>;
  170. interrupt-names = "cci";
  171. gpios = <&msmgpio 19 0>,
  172. <&msmgpio 20 0>,
  173. <&msmgpio 21 0>,
  174. <&msmgpio 22 0>;
  175. qcom,gpio-tbl-num = <0 1 2 3>;
  176. qcom,gpio-tbl-flags = <1 1 1 1>;
  177. qcom,gpio-tbl-label = "CCI_I2C_DATA0",
  178. "CCI_I2C_CLK0",
  179. "CCI_I2C_DATA1",
  180. "CCI_I2C_CLK1";
  181. master0: qcom,cci-master0 {
  182. status = "disabled";
  183. };
  184. master1: qcom,cci-master1 {
  185. status = "disabled";
  186. };
  187. };
  188. };
  189. &master0 {
  190. qcom,hw-thigh = <78>;
  191. qcom,hw-tlow = <114>;
  192. qcom,hw-tsu-sto = <28>;
  193. qcom,hw-tsu-sta = <28>;
  194. qcom,hw-thd-dat = <10>;
  195. qcom,hw-thd-sta = <77>;
  196. qcom,hw-tbuf = <118>;
  197. qcom,hw-scl-stretch-en = <0>;
  198. qcom,hw-trdhld = <6>;
  199. qcom,hw-tsp = <1>;
  200. status = "ok";
  201. };
  202. &master1 {
  203. qcom,hw-thigh = <78>;
  204. qcom,hw-tlow = <114>;
  205. qcom,hw-tsu-sto = <28>;
  206. qcom,hw-tsu-sta = <28>;
  207. qcom,hw-thd-dat = <10>;
  208. qcom,hw-thd-sta = <77>;
  209. qcom,hw-tbuf = <118>;
  210. qcom,hw-scl-stretch-en = <0>;
  211. qcom,hw-trdhld = <6>;
  212. qcom,hw-tsp = <1>;
  213. status = "ok";
  214. };