msm8926-v2.dtsi 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. /* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
  2. *
  3. * This program is free software; you can redistribute it and/or modify
  4. * it under the terms of the GNU General Public License version 2 and
  5. * only version 2 as published by the Free Software Foundation.
  6. *
  7. * This program is distributed in the hope that it will be useful,
  8. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  9. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  10. * GNU General Public License for more details.
  11. */
  12. /include/ "msm8926.dtsi"
  13. / {
  14. qcom,msm-id = <200 0x20000>,
  15. <224 0x20000>;
  16. };
  17. &msm_gpu {
  18. /* Updated chip ID */
  19. qcom,chipid = <0x03000512>;
  20. /* Bus Scale Settings */
  21. qcom,msm-bus,num-cases = <4>;
  22. qcom,msm-bus,vectors-KBps =
  23. <26 512 0 0>, <89 604 0 0>,
  24. <26 512 0 1800000>, <89 604 0 3200000>,
  25. <26 512 0 3600000>, <89 604 0 5120000>,
  26. <26 512 0 4800000>, <89 604 0 6400000>;
  27. /* Power levels */
  28. qcom,gpu-pwrlevels {
  29. #address-cells = <1>;
  30. #size-cells = <0>;
  31. compatible = "qcom,gpu-pwrlevels";
  32. qcom,gpu-pwrlevel@0 {
  33. reg = <0>;
  34. qcom,gpu-freq = <500000000>;
  35. qcom,bus-freq = <3>;
  36. qcom,io-fraction = <0>;
  37. };
  38. qcom,gpu-pwrlevel@1 {
  39. reg = <1>;
  40. qcom,gpu-freq = <320000000>;
  41. qcom,bus-freq = <2>;
  42. qcom,io-fraction = <33>;
  43. };
  44. qcom,gpu-pwrlevel@2 {
  45. reg = <2>;
  46. qcom,gpu-freq = <200000000>;
  47. qcom,bus-freq = <1>;
  48. qcom,io-fraction = <100>;
  49. };
  50. qcom,gpu-pwrlevel@3 {
  51. reg = <3>;
  52. qcom,gpu-freq = <19000000>;
  53. qcom,bus-freq = <0>;
  54. qcom,io-fraction = <0>;
  55. };
  56. };
  57. };
  58. &soc {
  59. mem_acc_vreg_corner: regulator@fd4aa044 {
  60. compatible = "qcom,mem-acc-regulator";
  61. reg = <0xfd4aa048 0x4>, <0xfd4aa044 0x4>, <0xfd4af000 0x4>;
  62. reg-names = "acc-en", "acc-sel-l1", "acc-sel-l2";
  63. regulator-name = "mem_acc_corner";
  64. regulator-min-microvolt = <1>;
  65. regulator-max-microvolt = <3>;
  66. qcom,acc-en-bit-pos = <0>;
  67. qcom,acc-sel-l1-bit-pos = <0>;
  68. qcom,acc-sel-l2-bit-pos = <0>;
  69. qcom,corner-acc-map = <0 1 3>;
  70. };
  71. };
  72. &pm8226_l3 {
  73. regulator-max-microvolt = <1287500>;
  74. };
  75. &pm8226_l3_ao {
  76. regulator-max-microvolt = <1287500>;
  77. };
  78. &pm8226_l3_so {
  79. regulator-max-microvolt = <1287500>;
  80. };
  81. &apc_vreg_corner {
  82. /delete-property/ qcom,cpr-enable;
  83. /delete-property/ qcom,cpr-fuse-cond-min-volt-sel;
  84. /delete-property/ qcom,cpr-cond-min-voltage;
  85. /delete-property/ qcom,cpr-fuse-uplift-sel;
  86. /delete-property/ qcom,cpr-uplift-voltage;
  87. /delete-property/ qcom,cpr-uplift-quotient;
  88. /delete-property/ qcom,cpr-uplift-max-volt;
  89. /delete-property/ qcom,cpr-uplift-speed-bin;
  90. qcom,vdd-mx-vmax = <1287500>;
  91. qcom,vdd-mx-vmin-method = <4>;
  92. qcom,vdd-mx-corner-map = <1050000 1150000 1280000>;
  93. mem-acc-supply = <&mem_acc_vreg_corner>;
  94. };