msm8226-v2.dtsi 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129
  1. /* Copyright (c) 2013-2014, The Linux Foundation. All rights reserved.
  2. *
  3. * This program is free software; you can redistribute it and/or modify
  4. * it under the terms of the GNU General Public License version 2 and
  5. * only version 2 as published by the Free Software Foundation.
  6. *
  7. * This program is distributed in the hope that it will be useful,
  8. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  9. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  10. * GNU General Public License for more details.
  11. */
  12. /*
  13. * As a general rule, only version-specific property overrides should be placed
  14. * inside this file. However, device definitions should be placed inside the
  15. * msm8226.dtsi file.
  16. */
  17. /include/ "msm8226.dtsi"
  18. /include/ "msm8226-v2-pm.dtsi"
  19. / {
  20. qcom,msm-id = <145 0x20000>,
  21. <158 0x20000>,
  22. <159 0x20000>,
  23. <198 0x20000>,
  24. <205 0x20000>,
  25. <220 0x20000>,
  26. <221 0x20000>,
  27. <222 0x20000>,
  28. <223 0x20000>;
  29. };
  30. &apc_vreg_corner {
  31. regulator-min-microvolt = <1>;
  32. regulator-max-microvolt = <14>;
  33. qcom,cpr-up-threshold = <0>;
  34. qcom,cpr-down-threshold = <5>;
  35. qcom,cpr-corner-map = <1 1 2 2 3 3 3 3 3 3 3 3 3 3>;
  36. qcom,pvs-version-fuse-sel = <22 4 2 0>;
  37. qcom,cpr-corner-frequency-map =
  38. <1 300000000>,
  39. <2 384000000>,
  40. <3 600000000>,
  41. <4 787200000>,
  42. <5 998400000>,
  43. <6 1094400000>,
  44. <7 1190400000>,
  45. <8 1305600000>,
  46. <9 1344000000>,
  47. <10 1401600000>,
  48. <11 1497600000>,
  49. <12 1593600000>,
  50. <13 1689600000>,
  51. <14 1785600000>;
  52. qcom,cpr-speed-bin-max-corners =
  53. <0 2 2 4 7>,
  54. <1 2 2 4 12>,
  55. <2 2 2 4 10>,
  56. <5 2 2 4 14>;
  57. qcom,cpr-quot-adjust-scaling-factor-max = <650>;
  58. };
  59. &msm_gpu {
  60. /* Updated chip ID */
  61. qcom,chipid = <0x03000512>;
  62. };
  63. &soc {
  64. qcom,clock-a7@f9011050 {
  65. reg = <0xf9011050 0x8>,
  66. <0xfc4b80b0 0x8>;
  67. reg-names = "rcg-base", "efuse";
  68. qcom,speed0-bin-v0 =
  69. < 0 0>,
  70. < 384000000 2>,
  71. < 787200000 4>,
  72. <1190400000 7>;
  73. qcom,speed0-bin-v2 =
  74. < 0 0>,
  75. < 384000000 2>,
  76. < 787200000 4>,
  77. < 998400000 5>,
  78. <1094400000 6>,
  79. <1190400000 7>;
  80. qcom,speed2-bin-v2 =
  81. < 0 0>,
  82. < 384000000 2>,
  83. < 787200000 4>,
  84. < 998400000 5>,
  85. <1094400000 6>,
  86. <1190400000 7>,
  87. <1305600000 8>,
  88. <1344000000 9>,
  89. <1401600000 10>;
  90. qcom,speed1-bin-v2 =
  91. < 0 0>,
  92. < 384000000 2>,
  93. < 787200000 4>,
  94. < 998400000 5>,
  95. <1094400000 6>,
  96. <1190400000 7>,
  97. <1305600000 8>,
  98. <1344000000 9>,
  99. <1401600000 10>,
  100. <1497600000 11>,
  101. <1593600000 12>;
  102. qcom,speed5-bin-v2 =
  103. < 0 0>,
  104. < 384000000 2>,
  105. < 787200000 4>,
  106. < 998400000 5>,
  107. <1094400000 6>,
  108. <1190400000 7>,
  109. <1305600000 8>,
  110. <1344000000 9>,
  111. <1401600000 10>,
  112. <1497600000 11>,
  113. <1593600000 12>,
  114. <1689600000 13>,
  115. <1785600000 14>;
  116. };
  117. };
  118. &tsens {
  119. qcom,sensors = <6>;
  120. qcom,slope = <2901 2846 3038 2955 2901 2846>;
  121. };