atmel-at91.txt 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293
  1. Atmel AT91 device tree bindings.
  2. ================================
  3. PIT Timer required properties:
  4. - compatible: Should be "atmel,at91sam9260-pit"
  5. - reg: Should contain registers location and length
  6. - interrupts: Should contain interrupt for the PIT which is the IRQ line
  7. shared across all System Controller members.
  8. TC/TCLIB Timer required properties:
  9. - compatible: Should be "atmel,<chip>-tcb".
  10. <chip> can be "at91rm9200" or "at91sam9x5"
  11. - reg: Should contain registers location and length
  12. - interrupts: Should contain all interrupts for the TC block
  13. Note that you can specify several interrupt cells if the TC
  14. block has one interrupt per channel.
  15. Examples:
  16. One interrupt per TC block:
  17. tcb0: timer@fff7c000 {
  18. compatible = "atmel,at91rm9200-tcb";
  19. reg = <0xfff7c000 0x100>;
  20. interrupts = <18 4>;
  21. };
  22. One interrupt per TC channel in a TC block:
  23. tcb1: timer@fffdc000 {
  24. compatible = "atmel,at91rm9200-tcb";
  25. reg = <0xfffdc000 0x100>;
  26. interrupts = <26 4 27 4 28 4>;
  27. };
  28. RSTC Reset Controller required properties:
  29. - compatible: Should be "atmel,<chip>-rstc".
  30. <chip> can be "at91sam9260" or "at91sam9g45"
  31. - reg: Should contain registers location and length
  32. Example:
  33. rstc@fffffd00 {
  34. compatible = "atmel,at91sam9260-rstc";
  35. reg = <0xfffffd00 0x10>;
  36. };
  37. RAMC SDRAM/DDR Controller required properties:
  38. - compatible: Should be "atmel,at91sam9260-sdramc",
  39. "atmel,at91sam9g45-ddramc",
  40. - reg: Should contain registers location and length
  41. For at91sam9263 and at91sam9g45 you must specify 2 entries.
  42. Examples:
  43. ramc0: ramc@ffffe800 {
  44. compatible = "atmel,at91sam9g45-ddramc";
  45. reg = <0xffffe800 0x200>;
  46. };
  47. ramc0: ramc@ffffe400 {
  48. compatible = "atmel,at91sam9g45-ddramc";
  49. reg = <0xffffe400 0x200
  50. 0xffffe600 0x200>;
  51. };
  52. SHDWC Shutdown Controller
  53. required properties:
  54. - compatible: Should be "atmel,<chip>-shdwc".
  55. <chip> can be "at91sam9260", "at91sam9rl" or "at91sam9x5".
  56. - reg: Should contain registers location and length
  57. optional properties:
  58. - atmel,wakeup-mode: String, operation mode of the wakeup mode.
  59. Supported values are: "none", "high", "low", "any".
  60. - atmel,wakeup-counter: Counter on Wake-up 0 (between 0x0 and 0xf).
  61. optional at91sam9260 properties:
  62. - atmel,wakeup-rtt-timer: boolean to enable Real-time Timer Wake-up.
  63. optional at91sam9rl properties:
  64. - atmel,wakeup-rtc-timer: boolean to enable Real-time Clock Wake-up.
  65. - atmel,wakeup-rtt-timer: boolean to enable Real-time Timer Wake-up.
  66. optional at91sam9x5 properties:
  67. - atmel,wakeup-rtc-timer: boolean to enable Real-time Clock Wake-up.
  68. Example:
  69. rstc@fffffd00 {
  70. compatible = "atmel,at91sam9260-rstc";
  71. reg = <0xfffffd00 0x10>;
  72. };