irq_64.h 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102
  1. /* irq.h: IRQ registers on the 64-bit Sparc.
  2. *
  3. * Copyright (C) 1996 David S. Miller (davem@davemloft.net)
  4. * Copyright (C) 1998 Jakub Jelinek (jj@ultra.linux.cz)
  5. */
  6. #ifndef _SPARC64_IRQ_H
  7. #define _SPARC64_IRQ_H
  8. #include <linux/linkage.h>
  9. #include <linux/kernel.h>
  10. #include <linux/errno.h>
  11. #include <linux/interrupt.h>
  12. #include <asm/pil.h>
  13. #include <asm/ptrace.h>
  14. /* IMAP/ICLR register defines */
  15. #define IMAP_VALID 0x80000000UL /* IRQ Enabled */
  16. #define IMAP_TID_UPA 0x7c000000UL /* UPA TargetID */
  17. #define IMAP_TID_JBUS 0x7c000000UL /* JBUS TargetID */
  18. #define IMAP_TID_SHIFT 26
  19. #define IMAP_AID_SAFARI 0x7c000000UL /* Safari AgentID */
  20. #define IMAP_AID_SHIFT 26
  21. #define IMAP_NID_SAFARI 0x03e00000UL /* Safari NodeID */
  22. #define IMAP_NID_SHIFT 21
  23. #define IMAP_IGN 0x000007c0UL /* IRQ Group Number */
  24. #define IMAP_INO 0x0000003fUL /* IRQ Number */
  25. #define IMAP_INR 0x000007ffUL /* Full interrupt number*/
  26. #define ICLR_IDLE 0x00000000UL /* Idle state */
  27. #define ICLR_TRANSMIT 0x00000001UL /* Transmit state */
  28. #define ICLR_PENDING 0x00000003UL /* Pending state */
  29. /* The largest number of unique interrupt sources we support.
  30. * If this needs to ever be larger than 255, you need to change
  31. * the type of ino_bucket->irq as appropriate.
  32. *
  33. * ino_bucket->irq allocation is made during {sun4v_,}build_irq().
  34. */
  35. #define NR_IRQS 255
  36. extern void irq_install_pre_handler(int irq,
  37. void (*func)(unsigned int, void *, void *),
  38. void *arg1, void *arg2);
  39. #define irq_canonicalize(irq) (irq)
  40. extern unsigned int build_irq(int inofixup, unsigned long iclr, unsigned long imap);
  41. extern unsigned int sun4v_build_irq(u32 devhandle, unsigned int devino);
  42. extern unsigned int sun4v_build_virq(u32 devhandle, unsigned int devino);
  43. extern unsigned int sun4v_build_msi(u32 devhandle, unsigned int *irq_p,
  44. unsigned int msi_devino_start,
  45. unsigned int msi_devino_end);
  46. extern void sun4v_destroy_msi(unsigned int irq);
  47. extern unsigned int sun4u_build_msi(u32 portid, unsigned int *irq_p,
  48. unsigned int msi_devino_start,
  49. unsigned int msi_devino_end,
  50. unsigned long imap_base,
  51. unsigned long iclr_base);
  52. extern void sun4u_destroy_msi(unsigned int irq);
  53. extern unsigned char irq_alloc(unsigned int dev_handle,
  54. unsigned int dev_ino);
  55. #ifdef CONFIG_PCI_MSI
  56. extern void irq_free(unsigned int irq);
  57. #endif
  58. extern void __init init_IRQ(void);
  59. extern void fixup_irqs(void);
  60. static inline void set_softint(unsigned long bits)
  61. {
  62. __asm__ __volatile__("wr %0, 0x0, %%set_softint"
  63. : /* No outputs */
  64. : "r" (bits));
  65. }
  66. static inline void clear_softint(unsigned long bits)
  67. {
  68. __asm__ __volatile__("wr %0, 0x0, %%clear_softint"
  69. : /* No outputs */
  70. : "r" (bits));
  71. }
  72. static inline unsigned long get_softint(void)
  73. {
  74. unsigned long retval;
  75. __asm__ __volatile__("rd %%softint, %0"
  76. : "=r" (retval));
  77. return retval;
  78. }
  79. void arch_trigger_all_cpu_backtrace(void);
  80. #define arch_trigger_all_cpu_backtrace arch_trigger_all_cpu_backtrace
  81. extern void *hardirq_stack[NR_CPUS];
  82. extern void *softirq_stack[NR_CPUS];
  83. #define __ARCH_HAS_DO_SOFTIRQ
  84. #define NO_IRQ 0xffffffff
  85. #endif