cmt.h 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960
  1. #ifndef _SPARC64_CMT_H
  2. #define _SPARC64_CMT_H
  3. /* cmt.h: Chip Multi-Threading register definitions
  4. *
  5. * Copyright (C) 2004 David S. Miller (davem@redhat.com)
  6. */
  7. /* ASI_CORE_ID - private */
  8. #define LP_ID 0x0000000000000010UL
  9. #define LP_ID_MAX 0x00000000003f0000UL
  10. #define LP_ID_ID 0x000000000000003fUL
  11. /* ASI_INTR_ID - private */
  12. #define LP_INTR_ID 0x0000000000000000UL
  13. #define LP_INTR_ID_ID 0x00000000000003ffUL
  14. /* ASI_CESR_ID - private */
  15. #define CESR_ID 0x0000000000000040UL
  16. #define CESR_ID_ID 0x00000000000000ffUL
  17. /* ASI_CORE_AVAILABLE - shared */
  18. #define LP_AVAIL 0x0000000000000000UL
  19. #define LP_AVAIL_1 0x0000000000000002UL
  20. #define LP_AVAIL_0 0x0000000000000001UL
  21. /* ASI_CORE_ENABLE_STATUS - shared */
  22. #define LP_ENAB_STAT 0x0000000000000010UL
  23. #define LP_ENAB_STAT_1 0x0000000000000002UL
  24. #define LP_ENAB_STAT_0 0x0000000000000001UL
  25. /* ASI_CORE_ENABLE - shared */
  26. #define LP_ENAB 0x0000000000000020UL
  27. #define LP_ENAB_1 0x0000000000000002UL
  28. #define LP_ENAB_0 0x0000000000000001UL
  29. /* ASI_CORE_RUNNING - shared */
  30. #define LP_RUNNING_RW 0x0000000000000050UL
  31. #define LP_RUNNING_W1S 0x0000000000000060UL
  32. #define LP_RUNNING_W1C 0x0000000000000068UL
  33. #define LP_RUNNING_1 0x0000000000000002UL
  34. #define LP_RUNNING_0 0x0000000000000001UL
  35. /* ASI_CORE_RUNNING_STAT - shared */
  36. #define LP_RUN_STAT 0x0000000000000058UL
  37. #define LP_RUN_STAT_1 0x0000000000000002UL
  38. #define LP_RUN_STAT_0 0x0000000000000001UL
  39. /* ASI_XIR_STEERING - shared */
  40. #define LP_XIR_STEER 0x0000000000000030UL
  41. #define LP_XIR_STEER_1 0x0000000000000002UL
  42. #define LP_XIR_STEER_0 0x0000000000000001UL
  43. /* ASI_CMT_ERROR_STEERING - shared */
  44. #define CMT_ER_STEER 0x0000000000000040UL
  45. #define CMT_ER_STEER_1 0x0000000000000002UL
  46. #define CMT_ER_STEER_0 0x0000000000000001UL
  47. #endif /* _SPARC64_CMT_H */