process.c 33 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342
  1. /*
  2. * Derived from "arch/i386/kernel/process.c"
  3. * Copyright (C) 1995 Linus Torvalds
  4. *
  5. * Updated and modified by Cort Dougan (cort@cs.nmt.edu) and
  6. * Paul Mackerras (paulus@cs.anu.edu.au)
  7. *
  8. * PowerPC version
  9. * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License
  13. * as published by the Free Software Foundation; either version
  14. * 2 of the License, or (at your option) any later version.
  15. */
  16. #include <linux/errno.h>
  17. #include <linux/sched.h>
  18. #include <linux/kernel.h>
  19. #include <linux/mm.h>
  20. #include <linux/smp.h>
  21. #include <linux/stddef.h>
  22. #include <linux/unistd.h>
  23. #include <linux/ptrace.h>
  24. #include <linux/slab.h>
  25. #include <linux/user.h>
  26. #include <linux/elf.h>
  27. #include <linux/init.h>
  28. #include <linux/prctl.h>
  29. #include <linux/init_task.h>
  30. #include <linux/export.h>
  31. #include <linux/kallsyms.h>
  32. #include <linux/mqueue.h>
  33. #include <linux/hardirq.h>
  34. #include <linux/utsname.h>
  35. #include <linux/ftrace.h>
  36. #include <linux/kernel_stat.h>
  37. #include <linux/personality.h>
  38. #include <linux/random.h>
  39. #include <linux/hw_breakpoint.h>
  40. #include <asm/pgtable.h>
  41. #include <asm/uaccess.h>
  42. #include <asm/io.h>
  43. #include <asm/processor.h>
  44. #include <asm/mmu.h>
  45. #include <asm/prom.h>
  46. #include <asm/machdep.h>
  47. #include <asm/time.h>
  48. #include <asm/runlatch.h>
  49. #include <asm/syscalls.h>
  50. #include <asm/switch_to.h>
  51. #include <asm/debug.h>
  52. #ifdef CONFIG_PPC64
  53. #include <asm/firmware.h>
  54. #endif
  55. #include <linux/kprobes.h>
  56. #include <linux/kdebug.h>
  57. extern unsigned long _get_SP(void);
  58. #ifndef CONFIG_SMP
  59. struct task_struct *last_task_used_math = NULL;
  60. struct task_struct *last_task_used_altivec = NULL;
  61. struct task_struct *last_task_used_vsx = NULL;
  62. struct task_struct *last_task_used_spe = NULL;
  63. #endif
  64. /*
  65. * Make sure the floating-point register state in the
  66. * the thread_struct is up to date for task tsk.
  67. */
  68. void flush_fp_to_thread(struct task_struct *tsk)
  69. {
  70. if (tsk->thread.regs) {
  71. /*
  72. * We need to disable preemption here because if we didn't,
  73. * another process could get scheduled after the regs->msr
  74. * test but before we have finished saving the FP registers
  75. * to the thread_struct. That process could take over the
  76. * FPU, and then when we get scheduled again we would store
  77. * bogus values for the remaining FP registers.
  78. */
  79. preempt_disable();
  80. if (tsk->thread.regs->msr & MSR_FP) {
  81. #ifdef CONFIG_SMP
  82. /*
  83. * This should only ever be called for current or
  84. * for a stopped child process. Since we save away
  85. * the FP register state on context switch on SMP,
  86. * there is something wrong if a stopped child appears
  87. * to still have its FP state in the CPU registers.
  88. */
  89. BUG_ON(tsk != current);
  90. #endif
  91. giveup_fpu(tsk);
  92. }
  93. preempt_enable();
  94. }
  95. }
  96. EXPORT_SYMBOL_GPL(flush_fp_to_thread);
  97. void enable_kernel_fp(void)
  98. {
  99. WARN_ON(preemptible());
  100. #ifdef CONFIG_SMP
  101. if (current->thread.regs && (current->thread.regs->msr & MSR_FP))
  102. giveup_fpu(current);
  103. else
  104. giveup_fpu(NULL); /* just enables FP for kernel */
  105. #else
  106. giveup_fpu(last_task_used_math);
  107. #endif /* CONFIG_SMP */
  108. }
  109. EXPORT_SYMBOL(enable_kernel_fp);
  110. #ifdef CONFIG_ALTIVEC
  111. void enable_kernel_altivec(void)
  112. {
  113. WARN_ON(preemptible());
  114. #ifdef CONFIG_SMP
  115. if (current->thread.regs && (current->thread.regs->msr & MSR_VEC))
  116. giveup_altivec(current);
  117. else
  118. giveup_altivec(NULL); /* just enable AltiVec for kernel - force */
  119. #else
  120. giveup_altivec(last_task_used_altivec);
  121. #endif /* CONFIG_SMP */
  122. }
  123. EXPORT_SYMBOL(enable_kernel_altivec);
  124. /*
  125. * Make sure the VMX/Altivec register state in the
  126. * the thread_struct is up to date for task tsk.
  127. */
  128. void flush_altivec_to_thread(struct task_struct *tsk)
  129. {
  130. if (tsk->thread.regs) {
  131. preempt_disable();
  132. if (tsk->thread.regs->msr & MSR_VEC) {
  133. #ifdef CONFIG_SMP
  134. BUG_ON(tsk != current);
  135. #endif
  136. giveup_altivec(tsk);
  137. }
  138. preempt_enable();
  139. }
  140. }
  141. EXPORT_SYMBOL_GPL(flush_altivec_to_thread);
  142. #endif /* CONFIG_ALTIVEC */
  143. #ifdef CONFIG_VSX
  144. #if 0
  145. /* not currently used, but some crazy RAID module might want to later */
  146. void enable_kernel_vsx(void)
  147. {
  148. WARN_ON(preemptible());
  149. #ifdef CONFIG_SMP
  150. if (current->thread.regs && (current->thread.regs->msr & MSR_VSX))
  151. giveup_vsx(current);
  152. else
  153. giveup_vsx(NULL); /* just enable vsx for kernel - force */
  154. #else
  155. giveup_vsx(last_task_used_vsx);
  156. #endif /* CONFIG_SMP */
  157. }
  158. EXPORT_SYMBOL(enable_kernel_vsx);
  159. #endif
  160. void giveup_vsx(struct task_struct *tsk)
  161. {
  162. giveup_fpu(tsk);
  163. giveup_altivec(tsk);
  164. __giveup_vsx(tsk);
  165. }
  166. void flush_vsx_to_thread(struct task_struct *tsk)
  167. {
  168. if (tsk->thread.regs) {
  169. preempt_disable();
  170. if (tsk->thread.regs->msr & MSR_VSX) {
  171. #ifdef CONFIG_SMP
  172. BUG_ON(tsk != current);
  173. #endif
  174. giveup_vsx(tsk);
  175. }
  176. preempt_enable();
  177. }
  178. }
  179. EXPORT_SYMBOL_GPL(flush_vsx_to_thread);
  180. #endif /* CONFIG_VSX */
  181. #ifdef CONFIG_SPE
  182. void enable_kernel_spe(void)
  183. {
  184. WARN_ON(preemptible());
  185. #ifdef CONFIG_SMP
  186. if (current->thread.regs && (current->thread.regs->msr & MSR_SPE))
  187. giveup_spe(current);
  188. else
  189. giveup_spe(NULL); /* just enable SPE for kernel - force */
  190. #else
  191. giveup_spe(last_task_used_spe);
  192. #endif /* __SMP __ */
  193. }
  194. EXPORT_SYMBOL(enable_kernel_spe);
  195. void flush_spe_to_thread(struct task_struct *tsk)
  196. {
  197. if (tsk->thread.regs) {
  198. preempt_disable();
  199. if (tsk->thread.regs->msr & MSR_SPE) {
  200. #ifdef CONFIG_SMP
  201. BUG_ON(tsk != current);
  202. #endif
  203. tsk->thread.spefscr = mfspr(SPRN_SPEFSCR);
  204. giveup_spe(tsk);
  205. }
  206. preempt_enable();
  207. }
  208. }
  209. #endif /* CONFIG_SPE */
  210. #ifndef CONFIG_SMP
  211. /*
  212. * If we are doing lazy switching of CPU state (FP, altivec or SPE),
  213. * and the current task has some state, discard it.
  214. */
  215. void discard_lazy_cpu_state(void)
  216. {
  217. preempt_disable();
  218. if (last_task_used_math == current)
  219. last_task_used_math = NULL;
  220. #ifdef CONFIG_ALTIVEC
  221. if (last_task_used_altivec == current)
  222. last_task_used_altivec = NULL;
  223. #endif /* CONFIG_ALTIVEC */
  224. #ifdef CONFIG_VSX
  225. if (last_task_used_vsx == current)
  226. last_task_used_vsx = NULL;
  227. #endif /* CONFIG_VSX */
  228. #ifdef CONFIG_SPE
  229. if (last_task_used_spe == current)
  230. last_task_used_spe = NULL;
  231. #endif
  232. preempt_enable();
  233. }
  234. #endif /* CONFIG_SMP */
  235. #ifdef CONFIG_PPC_ADV_DEBUG_REGS
  236. void do_send_trap(struct pt_regs *regs, unsigned long address,
  237. unsigned long error_code, int signal_code, int breakpt)
  238. {
  239. siginfo_t info;
  240. if (notify_die(DIE_DABR_MATCH, "dabr_match", regs, error_code,
  241. 11, SIGSEGV) == NOTIFY_STOP)
  242. return;
  243. /* Deliver the signal to userspace */
  244. info.si_signo = SIGTRAP;
  245. info.si_errno = breakpt; /* breakpoint or watchpoint id */
  246. info.si_code = signal_code;
  247. info.si_addr = (void __user *)address;
  248. force_sig_info(SIGTRAP, &info, current);
  249. }
  250. #else /* !CONFIG_PPC_ADV_DEBUG_REGS */
  251. void do_dabr(struct pt_regs *regs, unsigned long address,
  252. unsigned long error_code)
  253. {
  254. siginfo_t info;
  255. if (notify_die(DIE_DABR_MATCH, "dabr_match", regs, error_code,
  256. 11, SIGSEGV) == NOTIFY_STOP)
  257. return;
  258. if (debugger_dabr_match(regs))
  259. return;
  260. /* Clear the DABR */
  261. set_dabr(0);
  262. /* Deliver the signal to userspace */
  263. info.si_signo = SIGTRAP;
  264. info.si_errno = 0;
  265. info.si_code = TRAP_HWBKPT;
  266. info.si_addr = (void __user *)address;
  267. force_sig_info(SIGTRAP, &info, current);
  268. }
  269. #endif /* CONFIG_PPC_ADV_DEBUG_REGS */
  270. static DEFINE_PER_CPU(unsigned long, current_dabr);
  271. #ifdef CONFIG_PPC_ADV_DEBUG_REGS
  272. /*
  273. * Set the debug registers back to their default "safe" values.
  274. */
  275. static void set_debug_reg_defaults(struct thread_struct *thread)
  276. {
  277. thread->iac1 = thread->iac2 = 0;
  278. #if CONFIG_PPC_ADV_DEBUG_IACS > 2
  279. thread->iac3 = thread->iac4 = 0;
  280. #endif
  281. thread->dac1 = thread->dac2 = 0;
  282. #if CONFIG_PPC_ADV_DEBUG_DVCS > 0
  283. thread->dvc1 = thread->dvc2 = 0;
  284. #endif
  285. thread->dbcr0 = 0;
  286. #ifdef CONFIG_BOOKE
  287. /*
  288. * Force User/Supervisor bits to b11 (user-only MSR[PR]=1)
  289. */
  290. thread->dbcr1 = DBCR1_IAC1US | DBCR1_IAC2US | \
  291. DBCR1_IAC3US | DBCR1_IAC4US;
  292. /*
  293. * Force Data Address Compare User/Supervisor bits to be User-only
  294. * (0b11 MSR[PR]=1) and set all other bits in DBCR2 register to be 0.
  295. */
  296. thread->dbcr2 = DBCR2_DAC1US | DBCR2_DAC2US;
  297. #else
  298. thread->dbcr1 = 0;
  299. #endif
  300. }
  301. static void prime_debug_regs(struct thread_struct *thread)
  302. {
  303. mtspr(SPRN_IAC1, thread->iac1);
  304. mtspr(SPRN_IAC2, thread->iac2);
  305. #if CONFIG_PPC_ADV_DEBUG_IACS > 2
  306. mtspr(SPRN_IAC3, thread->iac3);
  307. mtspr(SPRN_IAC4, thread->iac4);
  308. #endif
  309. mtspr(SPRN_DAC1, thread->dac1);
  310. mtspr(SPRN_DAC2, thread->dac2);
  311. #if CONFIG_PPC_ADV_DEBUG_DVCS > 0
  312. mtspr(SPRN_DVC1, thread->dvc1);
  313. mtspr(SPRN_DVC2, thread->dvc2);
  314. #endif
  315. mtspr(SPRN_DBCR0, thread->dbcr0);
  316. mtspr(SPRN_DBCR1, thread->dbcr1);
  317. #ifdef CONFIG_BOOKE
  318. mtspr(SPRN_DBCR2, thread->dbcr2);
  319. #endif
  320. }
  321. /*
  322. * Unless neither the old or new thread are making use of the
  323. * debug registers, set the debug registers from the values
  324. * stored in the new thread.
  325. */
  326. static void switch_booke_debug_regs(struct thread_struct *new_thread)
  327. {
  328. if ((current->thread.dbcr0 & DBCR0_IDM)
  329. || (new_thread->dbcr0 & DBCR0_IDM))
  330. prime_debug_regs(new_thread);
  331. }
  332. #else /* !CONFIG_PPC_ADV_DEBUG_REGS */
  333. #ifndef CONFIG_HAVE_HW_BREAKPOINT
  334. static void set_debug_reg_defaults(struct thread_struct *thread)
  335. {
  336. if (thread->dabr) {
  337. thread->dabr = 0;
  338. set_dabr(0);
  339. }
  340. }
  341. #endif /* !CONFIG_HAVE_HW_BREAKPOINT */
  342. #endif /* CONFIG_PPC_ADV_DEBUG_REGS */
  343. int set_dabr(unsigned long dabr)
  344. {
  345. __get_cpu_var(current_dabr) = dabr;
  346. if (ppc_md.set_dabr)
  347. return ppc_md.set_dabr(dabr);
  348. /* XXX should we have a CPU_FTR_HAS_DABR ? */
  349. #ifdef CONFIG_PPC_ADV_DEBUG_REGS
  350. mtspr(SPRN_DAC1, dabr);
  351. #ifdef CONFIG_PPC_47x
  352. isync();
  353. #endif
  354. #elif defined(CONFIG_PPC_BOOK3S)
  355. mtspr(SPRN_DABR, dabr);
  356. #endif
  357. return 0;
  358. }
  359. #ifdef CONFIG_PPC64
  360. DEFINE_PER_CPU(struct cpu_usage, cpu_usage_array);
  361. #endif
  362. struct task_struct *__switch_to(struct task_struct *prev,
  363. struct task_struct *new)
  364. {
  365. struct thread_struct *new_thread, *old_thread;
  366. unsigned long flags;
  367. struct task_struct *last;
  368. #ifdef CONFIG_PPC_BOOK3S_64
  369. struct ppc64_tlb_batch *batch;
  370. #endif
  371. #ifdef CONFIG_SMP
  372. /* avoid complexity of lazy save/restore of fpu
  373. * by just saving it every time we switch out if
  374. * this task used the fpu during the last quantum.
  375. *
  376. * If it tries to use the fpu again, it'll trap and
  377. * reload its fp regs. So we don't have to do a restore
  378. * every switch, just a save.
  379. * -- Cort
  380. */
  381. if (prev->thread.regs && (prev->thread.regs->msr & MSR_FP))
  382. giveup_fpu(prev);
  383. #ifdef CONFIG_ALTIVEC
  384. /*
  385. * If the previous thread used altivec in the last quantum
  386. * (thus changing altivec regs) then save them.
  387. * We used to check the VRSAVE register but not all apps
  388. * set it, so we don't rely on it now (and in fact we need
  389. * to save & restore VSCR even if VRSAVE == 0). -- paulus
  390. *
  391. * On SMP we always save/restore altivec regs just to avoid the
  392. * complexity of changing processors.
  393. * -- Cort
  394. */
  395. if (prev->thread.regs && (prev->thread.regs->msr & MSR_VEC))
  396. giveup_altivec(prev);
  397. #endif /* CONFIG_ALTIVEC */
  398. #ifdef CONFIG_VSX
  399. if (prev->thread.regs && (prev->thread.regs->msr & MSR_VSX))
  400. /* VMX and FPU registers are already save here */
  401. __giveup_vsx(prev);
  402. #endif /* CONFIG_VSX */
  403. #ifdef CONFIG_SPE
  404. /*
  405. * If the previous thread used spe in the last quantum
  406. * (thus changing spe regs) then save them.
  407. *
  408. * On SMP we always save/restore spe regs just to avoid the
  409. * complexity of changing processors.
  410. */
  411. if ((prev->thread.regs && (prev->thread.regs->msr & MSR_SPE)))
  412. giveup_spe(prev);
  413. #endif /* CONFIG_SPE */
  414. #else /* CONFIG_SMP */
  415. #ifdef CONFIG_ALTIVEC
  416. /* Avoid the trap. On smp this this never happens since
  417. * we don't set last_task_used_altivec -- Cort
  418. */
  419. if (new->thread.regs && last_task_used_altivec == new)
  420. new->thread.regs->msr |= MSR_VEC;
  421. #endif /* CONFIG_ALTIVEC */
  422. #ifdef CONFIG_VSX
  423. if (new->thread.regs && last_task_used_vsx == new)
  424. new->thread.regs->msr |= MSR_VSX;
  425. #endif /* CONFIG_VSX */
  426. #ifdef CONFIG_SPE
  427. /* Avoid the trap. On smp this this never happens since
  428. * we don't set last_task_used_spe
  429. */
  430. if (new->thread.regs && last_task_used_spe == new)
  431. new->thread.regs->msr |= MSR_SPE;
  432. #endif /* CONFIG_SPE */
  433. #endif /* CONFIG_SMP */
  434. #ifdef CONFIG_PPC_ADV_DEBUG_REGS
  435. switch_booke_debug_regs(&new->thread);
  436. #else
  437. /*
  438. * For PPC_BOOK3S_64, we use the hw-breakpoint interfaces that would
  439. * schedule DABR
  440. */
  441. #ifndef CONFIG_HAVE_HW_BREAKPOINT
  442. if (unlikely(__get_cpu_var(current_dabr) != new->thread.dabr))
  443. set_dabr(new->thread.dabr);
  444. #endif /* CONFIG_HAVE_HW_BREAKPOINT */
  445. #endif
  446. new_thread = &new->thread;
  447. old_thread = &current->thread;
  448. #ifdef CONFIG_PPC64
  449. /*
  450. * Collect processor utilization data per process
  451. */
  452. if (firmware_has_feature(FW_FEATURE_SPLPAR)) {
  453. struct cpu_usage *cu = &__get_cpu_var(cpu_usage_array);
  454. long unsigned start_tb, current_tb;
  455. start_tb = old_thread->start_tb;
  456. cu->current_tb = current_tb = mfspr(SPRN_PURR);
  457. old_thread->accum_tb += (current_tb - start_tb);
  458. new_thread->start_tb = current_tb;
  459. }
  460. #endif /* CONFIG_PPC64 */
  461. #ifdef CONFIG_PPC_BOOK3S_64
  462. batch = &__get_cpu_var(ppc64_tlb_batch);
  463. if (batch->active) {
  464. current_thread_info()->local_flags |= _TLF_LAZY_MMU;
  465. if (batch->index)
  466. __flush_tlb_pending(batch);
  467. batch->active = 0;
  468. }
  469. #endif /* CONFIG_PPC_BOOK3S_64 */
  470. local_irq_save(flags);
  471. account_system_vtime(current);
  472. account_process_vtime(current);
  473. /*
  474. * We can't take a PMU exception inside _switch() since there is a
  475. * window where the kernel stack SLB and the kernel stack are out
  476. * of sync. Hard disable here.
  477. */
  478. hard_irq_disable();
  479. last = _switch(old_thread, new_thread);
  480. #ifdef CONFIG_PPC_BOOK3S_64
  481. if (current_thread_info()->local_flags & _TLF_LAZY_MMU) {
  482. current_thread_info()->local_flags &= ~_TLF_LAZY_MMU;
  483. batch = &__get_cpu_var(ppc64_tlb_batch);
  484. batch->active = 1;
  485. }
  486. #endif /* CONFIG_PPC_BOOK3S_64 */
  487. local_irq_restore(flags);
  488. return last;
  489. }
  490. static int instructions_to_print = 16;
  491. static void show_instructions(struct pt_regs *regs)
  492. {
  493. int i;
  494. unsigned long pc = regs->nip - (instructions_to_print * 3 / 4 *
  495. sizeof(int));
  496. printk("Instruction dump:");
  497. for (i = 0; i < instructions_to_print; i++) {
  498. int instr;
  499. if (!(i % 8))
  500. printk("\n");
  501. #if !defined(CONFIG_BOOKE)
  502. /* If executing with the IMMU off, adjust pc rather
  503. * than print XXXXXXXX.
  504. */
  505. if (!(regs->msr & MSR_IR))
  506. pc = (unsigned long)phys_to_virt(pc);
  507. #endif
  508. /* We use __get_user here *only* to avoid an OOPS on a
  509. * bad address because the pc *should* only be a
  510. * kernel address.
  511. */
  512. if (!__kernel_text_address(pc) ||
  513. __get_user(instr, (unsigned int __user *)pc)) {
  514. printk(KERN_CONT "XXXXXXXX ");
  515. } else {
  516. if (regs->nip == pc)
  517. printk(KERN_CONT "<%08x> ", instr);
  518. else
  519. printk(KERN_CONT "%08x ", instr);
  520. }
  521. pc += sizeof(int);
  522. }
  523. printk("\n");
  524. }
  525. static struct regbit {
  526. unsigned long bit;
  527. const char *name;
  528. } msr_bits[] = {
  529. #if defined(CONFIG_PPC64) && !defined(CONFIG_BOOKE)
  530. {MSR_SF, "SF"},
  531. {MSR_HV, "HV"},
  532. #endif
  533. {MSR_VEC, "VEC"},
  534. {MSR_VSX, "VSX"},
  535. #ifdef CONFIG_BOOKE
  536. {MSR_CE, "CE"},
  537. #endif
  538. {MSR_EE, "EE"},
  539. {MSR_PR, "PR"},
  540. {MSR_FP, "FP"},
  541. {MSR_ME, "ME"},
  542. #ifdef CONFIG_BOOKE
  543. {MSR_DE, "DE"},
  544. #else
  545. {MSR_SE, "SE"},
  546. {MSR_BE, "BE"},
  547. #endif
  548. {MSR_IR, "IR"},
  549. {MSR_DR, "DR"},
  550. {MSR_PMM, "PMM"},
  551. #ifndef CONFIG_BOOKE
  552. {MSR_RI, "RI"},
  553. {MSR_LE, "LE"},
  554. #endif
  555. {0, NULL}
  556. };
  557. static void printbits(unsigned long val, struct regbit *bits)
  558. {
  559. const char *sep = "";
  560. printk("<");
  561. for (; bits->bit; ++bits)
  562. if (val & bits->bit) {
  563. printk("%s%s", sep, bits->name);
  564. sep = ",";
  565. }
  566. printk(">");
  567. }
  568. #ifdef CONFIG_PPC64
  569. #define REG "%016lx"
  570. #define REGS_PER_LINE 4
  571. #define LAST_VOLATILE 13
  572. #else
  573. #define REG "%08lx"
  574. #define REGS_PER_LINE 8
  575. #define LAST_VOLATILE 12
  576. #endif
  577. void show_regs(struct pt_regs * regs)
  578. {
  579. int i, trap;
  580. printk("NIP: "REG" LR: "REG" CTR: "REG"\n",
  581. regs->nip, regs->link, regs->ctr);
  582. printk("REGS: %p TRAP: %04lx %s (%s)\n",
  583. regs, regs->trap, print_tainted(), init_utsname()->release);
  584. printk("MSR: "REG" ", regs->msr);
  585. printbits(regs->msr, msr_bits);
  586. printk(" CR: %08lx XER: %08lx\n", regs->ccr, regs->xer);
  587. #ifdef CONFIG_PPC64
  588. printk("SOFTE: %ld\n", regs->softe);
  589. #endif
  590. trap = TRAP(regs);
  591. if ((regs->trap != 0xc00) && cpu_has_feature(CPU_FTR_CFAR))
  592. printk("CFAR: "REG"\n", regs->orig_gpr3);
  593. if (trap == 0x300 || trap == 0x600)
  594. #if defined(CONFIG_4xx) || defined(CONFIG_BOOKE)
  595. printk("DEAR: "REG", ESR: "REG"\n", regs->dar, regs->dsisr);
  596. #else
  597. printk("DAR: "REG", DSISR: %08lx\n", regs->dar, regs->dsisr);
  598. #endif
  599. printk("TASK = %p[%d] '%s' THREAD: %p",
  600. current, task_pid_nr(current), current->comm, task_thread_info(current));
  601. #ifdef CONFIG_SMP
  602. printk(" CPU: %d", raw_smp_processor_id());
  603. #endif /* CONFIG_SMP */
  604. for (i = 0; i < 32; i++) {
  605. if ((i % REGS_PER_LINE) == 0)
  606. printk("\nGPR%02d: ", i);
  607. printk(REG " ", regs->gpr[i]);
  608. if (i == LAST_VOLATILE && !FULL_REGS(regs))
  609. break;
  610. }
  611. printk("\n");
  612. #ifdef CONFIG_KALLSYMS
  613. /*
  614. * Lookup NIP late so we have the best change of getting the
  615. * above info out without failing
  616. */
  617. printk("NIP ["REG"] %pS\n", regs->nip, (void *)regs->nip);
  618. printk("LR ["REG"] %pS\n", regs->link, (void *)regs->link);
  619. #endif
  620. show_stack(current, (unsigned long *) regs->gpr[1]);
  621. if (!user_mode(regs))
  622. show_instructions(regs);
  623. }
  624. void exit_thread(void)
  625. {
  626. discard_lazy_cpu_state();
  627. }
  628. void flush_thread(void)
  629. {
  630. discard_lazy_cpu_state();
  631. #ifdef CONFIG_HAVE_HW_BREAKPOINT
  632. flush_ptrace_hw_breakpoint(current);
  633. #else /* CONFIG_HAVE_HW_BREAKPOINT */
  634. set_debug_reg_defaults(&current->thread);
  635. #endif /* CONFIG_HAVE_HW_BREAKPOINT */
  636. }
  637. void
  638. release_thread(struct task_struct *t)
  639. {
  640. }
  641. /*
  642. * This gets called before we allocate a new thread and copy
  643. * the current task into it.
  644. */
  645. void prepare_to_copy(struct task_struct *tsk)
  646. {
  647. flush_fp_to_thread(current);
  648. flush_altivec_to_thread(current);
  649. flush_vsx_to_thread(current);
  650. flush_spe_to_thread(current);
  651. #ifdef CONFIG_HAVE_HW_BREAKPOINT
  652. flush_ptrace_hw_breakpoint(tsk);
  653. #endif /* CONFIG_HAVE_HW_BREAKPOINT */
  654. }
  655. /*
  656. * Copy a thread..
  657. */
  658. extern unsigned long dscr_default; /* defined in arch/powerpc/kernel/sysfs.c */
  659. int copy_thread(unsigned long clone_flags, unsigned long usp,
  660. unsigned long unused, struct task_struct *p,
  661. struct pt_regs *regs)
  662. {
  663. struct pt_regs *childregs, *kregs;
  664. extern void ret_from_fork(void);
  665. unsigned long sp = (unsigned long)task_stack_page(p) + THREAD_SIZE;
  666. CHECK_FULL_REGS(regs);
  667. /* Copy registers */
  668. sp -= sizeof(struct pt_regs);
  669. childregs = (struct pt_regs *) sp;
  670. *childregs = *regs;
  671. if ((childregs->msr & MSR_PR) == 0) {
  672. /* for kernel thread, set `current' and stackptr in new task */
  673. childregs->gpr[1] = sp + sizeof(struct pt_regs);
  674. #ifdef CONFIG_PPC32
  675. childregs->gpr[2] = (unsigned long) p;
  676. #else
  677. clear_tsk_thread_flag(p, TIF_32BIT);
  678. #endif
  679. p->thread.regs = NULL; /* no user register state */
  680. } else {
  681. childregs->gpr[1] = usp;
  682. p->thread.regs = childregs;
  683. if (clone_flags & CLONE_SETTLS) {
  684. #ifdef CONFIG_PPC64
  685. if (!is_32bit_task())
  686. childregs->gpr[13] = childregs->gpr[6];
  687. else
  688. #endif
  689. childregs->gpr[2] = childregs->gpr[6];
  690. }
  691. }
  692. childregs->gpr[3] = 0; /* Result from fork() */
  693. sp -= STACK_FRAME_OVERHEAD;
  694. /*
  695. * The way this works is that at some point in the future
  696. * some task will call _switch to switch to the new task.
  697. * That will pop off the stack frame created below and start
  698. * the new task running at ret_from_fork. The new task will
  699. * do some house keeping and then return from the fork or clone
  700. * system call, using the stack frame created above.
  701. */
  702. sp -= sizeof(struct pt_regs);
  703. kregs = (struct pt_regs *) sp;
  704. sp -= STACK_FRAME_OVERHEAD;
  705. p->thread.ksp = sp;
  706. p->thread.ksp_limit = (unsigned long)task_stack_page(p) +
  707. _ALIGN_UP(sizeof(struct thread_info), 16);
  708. #ifdef CONFIG_PPC_STD_MMU_64
  709. if (mmu_has_feature(MMU_FTR_SLB)) {
  710. unsigned long sp_vsid;
  711. unsigned long llp = mmu_psize_defs[mmu_linear_psize].sllp;
  712. if (mmu_has_feature(MMU_FTR_1T_SEGMENT))
  713. sp_vsid = get_kernel_vsid(sp, MMU_SEGSIZE_1T)
  714. << SLB_VSID_SHIFT_1T;
  715. else
  716. sp_vsid = get_kernel_vsid(sp, MMU_SEGSIZE_256M)
  717. << SLB_VSID_SHIFT;
  718. sp_vsid |= SLB_VSID_KERNEL | llp;
  719. p->thread.ksp_vsid = sp_vsid;
  720. }
  721. #endif /* CONFIG_PPC_STD_MMU_64 */
  722. #ifdef CONFIG_PPC64
  723. if (cpu_has_feature(CPU_FTR_DSCR)) {
  724. p->thread.dscr_inherit = current->thread.dscr_inherit;
  725. p->thread.dscr = current->thread.dscr;
  726. }
  727. #endif
  728. /*
  729. * The PPC64 ABI makes use of a TOC to contain function
  730. * pointers. The function (ret_from_except) is actually a pointer
  731. * to the TOC entry. The first entry is a pointer to the actual
  732. * function.
  733. */
  734. #ifdef CONFIG_PPC64
  735. kregs->nip = *((unsigned long *)ret_from_fork);
  736. #else
  737. kregs->nip = (unsigned long)ret_from_fork;
  738. #endif
  739. return 0;
  740. }
  741. /*
  742. * Set up a thread for executing a new program
  743. */
  744. void start_thread(struct pt_regs *regs, unsigned long start, unsigned long sp)
  745. {
  746. #ifdef CONFIG_PPC64
  747. unsigned long load_addr = regs->gpr[2]; /* saved by ELF_PLAT_INIT */
  748. #endif
  749. /*
  750. * If we exec out of a kernel thread then thread.regs will not be
  751. * set. Do it now.
  752. */
  753. if (!current->thread.regs) {
  754. struct pt_regs *regs = task_stack_page(current) + THREAD_SIZE;
  755. current->thread.regs = regs - 1;
  756. }
  757. #ifdef CONFIG_PPC_TRANSACTIONAL_MEM
  758. /*
  759. * Clear any transactional state, we're exec()ing. The cause is
  760. * not important as there will never be a recheckpoint so it's not
  761. * user visible.
  762. */
  763. if (MSR_TM_SUSPENDED(mfmsr()))
  764. tm_reclaim_current(0);
  765. #endif
  766. memset(regs->gpr, 0, sizeof(regs->gpr));
  767. regs->ctr = 0;
  768. regs->link = 0;
  769. regs->xer = 0;
  770. regs->ccr = 0;
  771. regs->gpr[1] = sp;
  772. /*
  773. * We have just cleared all the nonvolatile GPRs, so make
  774. * FULL_REGS(regs) return true. This is necessary to allow
  775. * ptrace to examine the thread immediately after exec.
  776. */
  777. regs->trap &= ~1UL;
  778. #ifdef CONFIG_PPC32
  779. regs->mq = 0;
  780. regs->nip = start;
  781. regs->msr = MSR_USER;
  782. #else
  783. if (!is_32bit_task()) {
  784. unsigned long entry, toc;
  785. /* start is a relocated pointer to the function descriptor for
  786. * the elf _start routine. The first entry in the function
  787. * descriptor is the entry address of _start and the second
  788. * entry is the TOC value we need to use.
  789. */
  790. __get_user(entry, (unsigned long __user *)start);
  791. __get_user(toc, (unsigned long __user *)start+1);
  792. /* Check whether the e_entry function descriptor entries
  793. * need to be relocated before we can use them.
  794. */
  795. if (load_addr != 0) {
  796. entry += load_addr;
  797. toc += load_addr;
  798. }
  799. regs->nip = entry;
  800. regs->gpr[2] = toc;
  801. regs->msr = MSR_USER64;
  802. } else {
  803. regs->nip = start;
  804. regs->gpr[2] = 0;
  805. regs->msr = MSR_USER32;
  806. }
  807. #endif
  808. discard_lazy_cpu_state();
  809. #ifdef CONFIG_VSX
  810. current->thread.used_vsr = 0;
  811. #endif
  812. memset(current->thread.fpr, 0, sizeof(current->thread.fpr));
  813. current->thread.fpscr.val = 0;
  814. #ifdef CONFIG_ALTIVEC
  815. memset(current->thread.vr, 0, sizeof(current->thread.vr));
  816. memset(&current->thread.vscr, 0, sizeof(current->thread.vscr));
  817. current->thread.vscr.u[3] = 0x00010000; /* Java mode disabled */
  818. current->thread.vrsave = 0;
  819. current->thread.used_vr = 0;
  820. #endif /* CONFIG_ALTIVEC */
  821. #ifdef CONFIG_SPE
  822. memset(current->thread.evr, 0, sizeof(current->thread.evr));
  823. current->thread.acc = 0;
  824. current->thread.spefscr = 0;
  825. current->thread.used_spe = 0;
  826. #endif /* CONFIG_SPE */
  827. }
  828. #define PR_FP_ALL_EXCEPT (PR_FP_EXC_DIV | PR_FP_EXC_OVF | PR_FP_EXC_UND \
  829. | PR_FP_EXC_RES | PR_FP_EXC_INV)
  830. int set_fpexc_mode(struct task_struct *tsk, unsigned int val)
  831. {
  832. struct pt_regs *regs = tsk->thread.regs;
  833. /* This is a bit hairy. If we are an SPE enabled processor
  834. * (have embedded fp) we store the IEEE exception enable flags in
  835. * fpexc_mode. fpexc_mode is also used for setting FP exception
  836. * mode (asyn, precise, disabled) for 'Classic' FP. */
  837. if (val & PR_FP_EXC_SW_ENABLE) {
  838. #ifdef CONFIG_SPE
  839. if (cpu_has_feature(CPU_FTR_SPE)) {
  840. tsk->thread.fpexc_mode = val &
  841. (PR_FP_EXC_SW_ENABLE | PR_FP_ALL_EXCEPT);
  842. return 0;
  843. } else {
  844. return -EINVAL;
  845. }
  846. #else
  847. return -EINVAL;
  848. #endif
  849. }
  850. /* on a CONFIG_SPE this does not hurt us. The bits that
  851. * __pack_fe01 use do not overlap with bits used for
  852. * PR_FP_EXC_SW_ENABLE. Additionally, the MSR[FE0,FE1] bits
  853. * on CONFIG_SPE implementations are reserved so writing to
  854. * them does not change anything */
  855. if (val > PR_FP_EXC_PRECISE)
  856. return -EINVAL;
  857. tsk->thread.fpexc_mode = __pack_fe01(val);
  858. if (regs != NULL && (regs->msr & MSR_FP) != 0)
  859. regs->msr = (regs->msr & ~(MSR_FE0|MSR_FE1))
  860. | tsk->thread.fpexc_mode;
  861. return 0;
  862. }
  863. int get_fpexc_mode(struct task_struct *tsk, unsigned long adr)
  864. {
  865. unsigned int val;
  866. if (tsk->thread.fpexc_mode & PR_FP_EXC_SW_ENABLE)
  867. #ifdef CONFIG_SPE
  868. if (cpu_has_feature(CPU_FTR_SPE))
  869. val = tsk->thread.fpexc_mode;
  870. else
  871. return -EINVAL;
  872. #else
  873. return -EINVAL;
  874. #endif
  875. else
  876. val = __unpack_fe01(tsk->thread.fpexc_mode);
  877. return put_user(val, (unsigned int __user *) adr);
  878. }
  879. int set_endian(struct task_struct *tsk, unsigned int val)
  880. {
  881. struct pt_regs *regs = tsk->thread.regs;
  882. if ((val == PR_ENDIAN_LITTLE && !cpu_has_feature(CPU_FTR_REAL_LE)) ||
  883. (val == PR_ENDIAN_PPC_LITTLE && !cpu_has_feature(CPU_FTR_PPC_LE)))
  884. return -EINVAL;
  885. if (regs == NULL)
  886. return -EINVAL;
  887. if (val == PR_ENDIAN_BIG)
  888. regs->msr &= ~MSR_LE;
  889. else if (val == PR_ENDIAN_LITTLE || val == PR_ENDIAN_PPC_LITTLE)
  890. regs->msr |= MSR_LE;
  891. else
  892. return -EINVAL;
  893. return 0;
  894. }
  895. int get_endian(struct task_struct *tsk, unsigned long adr)
  896. {
  897. struct pt_regs *regs = tsk->thread.regs;
  898. unsigned int val;
  899. if (!cpu_has_feature(CPU_FTR_PPC_LE) &&
  900. !cpu_has_feature(CPU_FTR_REAL_LE))
  901. return -EINVAL;
  902. if (regs == NULL)
  903. return -EINVAL;
  904. if (regs->msr & MSR_LE) {
  905. if (cpu_has_feature(CPU_FTR_REAL_LE))
  906. val = PR_ENDIAN_LITTLE;
  907. else
  908. val = PR_ENDIAN_PPC_LITTLE;
  909. } else
  910. val = PR_ENDIAN_BIG;
  911. return put_user(val, (unsigned int __user *)adr);
  912. }
  913. int set_unalign_ctl(struct task_struct *tsk, unsigned int val)
  914. {
  915. tsk->thread.align_ctl = val;
  916. return 0;
  917. }
  918. int get_unalign_ctl(struct task_struct *tsk, unsigned long adr)
  919. {
  920. return put_user(tsk->thread.align_ctl, (unsigned int __user *)adr);
  921. }
  922. #define TRUNC_PTR(x) ((typeof(x))(((unsigned long)(x)) & 0xffffffff))
  923. int sys_clone(unsigned long clone_flags, unsigned long usp,
  924. int __user *parent_tidp, void __user *child_threadptr,
  925. int __user *child_tidp, int p6,
  926. struct pt_regs *regs)
  927. {
  928. CHECK_FULL_REGS(regs);
  929. if (usp == 0)
  930. usp = regs->gpr[1]; /* stack pointer for child */
  931. #ifdef CONFIG_PPC64
  932. if (is_32bit_task()) {
  933. parent_tidp = TRUNC_PTR(parent_tidp);
  934. child_tidp = TRUNC_PTR(child_tidp);
  935. }
  936. #endif
  937. return do_fork(clone_flags, usp, regs, 0, parent_tidp, child_tidp);
  938. }
  939. int sys_fork(unsigned long p1, unsigned long p2, unsigned long p3,
  940. unsigned long p4, unsigned long p5, unsigned long p6,
  941. struct pt_regs *regs)
  942. {
  943. CHECK_FULL_REGS(regs);
  944. return do_fork(SIGCHLD, regs->gpr[1], regs, 0, NULL, NULL);
  945. }
  946. int sys_vfork(unsigned long p1, unsigned long p2, unsigned long p3,
  947. unsigned long p4, unsigned long p5, unsigned long p6,
  948. struct pt_regs *regs)
  949. {
  950. CHECK_FULL_REGS(regs);
  951. return do_fork(CLONE_VFORK | CLONE_VM | SIGCHLD, regs->gpr[1],
  952. regs, 0, NULL, NULL);
  953. }
  954. int sys_execve(unsigned long a0, unsigned long a1, unsigned long a2,
  955. unsigned long a3, unsigned long a4, unsigned long a5,
  956. struct pt_regs *regs)
  957. {
  958. int error;
  959. char *filename;
  960. filename = getname((const char __user *) a0);
  961. error = PTR_ERR(filename);
  962. if (IS_ERR(filename))
  963. goto out;
  964. flush_fp_to_thread(current);
  965. flush_altivec_to_thread(current);
  966. flush_spe_to_thread(current);
  967. error = do_execve(filename,
  968. (const char __user *const __user *) a1,
  969. (const char __user *const __user *) a2, regs);
  970. putname(filename);
  971. out:
  972. return error;
  973. }
  974. static inline int valid_irq_stack(unsigned long sp, struct task_struct *p,
  975. unsigned long nbytes)
  976. {
  977. unsigned long stack_page;
  978. unsigned long cpu = task_cpu(p);
  979. /*
  980. * Avoid crashing if the stack has overflowed and corrupted
  981. * task_cpu(p), which is in the thread_info struct.
  982. */
  983. if (cpu < NR_CPUS && cpu_possible(cpu)) {
  984. stack_page = (unsigned long) hardirq_ctx[cpu];
  985. if (sp >= stack_page + sizeof(struct thread_struct)
  986. && sp <= stack_page + THREAD_SIZE - nbytes)
  987. return 1;
  988. stack_page = (unsigned long) softirq_ctx[cpu];
  989. if (sp >= stack_page + sizeof(struct thread_struct)
  990. && sp <= stack_page + THREAD_SIZE - nbytes)
  991. return 1;
  992. }
  993. return 0;
  994. }
  995. int validate_sp(unsigned long sp, struct task_struct *p,
  996. unsigned long nbytes)
  997. {
  998. unsigned long stack_page = (unsigned long)task_stack_page(p);
  999. if (sp >= stack_page + sizeof(struct thread_struct)
  1000. && sp <= stack_page + THREAD_SIZE - nbytes)
  1001. return 1;
  1002. return valid_irq_stack(sp, p, nbytes);
  1003. }
  1004. EXPORT_SYMBOL(validate_sp);
  1005. unsigned long get_wchan(struct task_struct *p)
  1006. {
  1007. unsigned long ip, sp;
  1008. int count = 0;
  1009. if (!p || p == current || p->state == TASK_RUNNING)
  1010. return 0;
  1011. sp = p->thread.ksp;
  1012. if (!validate_sp(sp, p, STACK_FRAME_OVERHEAD))
  1013. return 0;
  1014. do {
  1015. sp = *(unsigned long *)sp;
  1016. if (!validate_sp(sp, p, STACK_FRAME_OVERHEAD))
  1017. return 0;
  1018. if (count > 0) {
  1019. ip = ((unsigned long *)sp)[STACK_FRAME_LR_SAVE];
  1020. if (!in_sched_functions(ip))
  1021. return ip;
  1022. }
  1023. } while (count++ < 16);
  1024. return 0;
  1025. }
  1026. static int kstack_depth_to_print = CONFIG_PRINT_STACK_DEPTH;
  1027. void show_stack(struct task_struct *tsk, unsigned long *stack)
  1028. {
  1029. unsigned long sp, ip, lr, newsp;
  1030. int count = 0;
  1031. int firstframe = 1;
  1032. #ifdef CONFIG_FUNCTION_GRAPH_TRACER
  1033. int curr_frame = current->curr_ret_stack;
  1034. extern void return_to_handler(void);
  1035. unsigned long rth = (unsigned long)return_to_handler;
  1036. unsigned long mrth = -1;
  1037. #ifdef CONFIG_PPC64
  1038. extern void mod_return_to_handler(void);
  1039. rth = *(unsigned long *)rth;
  1040. mrth = (unsigned long)mod_return_to_handler;
  1041. mrth = *(unsigned long *)mrth;
  1042. #endif
  1043. #endif
  1044. sp = (unsigned long) stack;
  1045. if (tsk == NULL)
  1046. tsk = current;
  1047. if (sp == 0) {
  1048. if (tsk == current)
  1049. asm("mr %0,1" : "=r" (sp));
  1050. else
  1051. sp = tsk->thread.ksp;
  1052. }
  1053. lr = 0;
  1054. printk("Call Trace:\n");
  1055. do {
  1056. if (!validate_sp(sp, tsk, STACK_FRAME_OVERHEAD))
  1057. return;
  1058. stack = (unsigned long *) sp;
  1059. newsp = stack[0];
  1060. ip = stack[STACK_FRAME_LR_SAVE];
  1061. if (!firstframe || ip != lr) {
  1062. printk("["REG"] ["REG"] %pS", sp, ip, (void *)ip);
  1063. #ifdef CONFIG_FUNCTION_GRAPH_TRACER
  1064. if ((ip == rth || ip == mrth) && curr_frame >= 0) {
  1065. printk(" (%pS)",
  1066. (void *)current->ret_stack[curr_frame].ret);
  1067. curr_frame--;
  1068. }
  1069. #endif
  1070. if (firstframe)
  1071. printk(" (unreliable)");
  1072. printk("\n");
  1073. }
  1074. firstframe = 0;
  1075. /*
  1076. * See if this is an exception frame.
  1077. * We look for the "regshere" marker in the current frame.
  1078. */
  1079. if (validate_sp(sp, tsk, STACK_INT_FRAME_SIZE)
  1080. && stack[STACK_FRAME_MARKER] == STACK_FRAME_REGS_MARKER) {
  1081. struct pt_regs *regs = (struct pt_regs *)
  1082. (sp + STACK_FRAME_OVERHEAD);
  1083. lr = regs->link;
  1084. printk("--- Exception: %lx at %pS\n LR = %pS\n",
  1085. regs->trap, (void *)regs->nip, (void *)lr);
  1086. firstframe = 1;
  1087. }
  1088. sp = newsp;
  1089. } while (count++ < kstack_depth_to_print);
  1090. }
  1091. void dump_stack(void)
  1092. {
  1093. show_stack(current, NULL);
  1094. }
  1095. EXPORT_SYMBOL(dump_stack);
  1096. #ifdef CONFIG_PPC64
  1097. /* Called with hard IRQs off */
  1098. void notrace __ppc64_runlatch_on(void)
  1099. {
  1100. struct thread_info *ti = current_thread_info();
  1101. unsigned long ctrl;
  1102. ctrl = mfspr(SPRN_CTRLF);
  1103. ctrl |= CTRL_RUNLATCH;
  1104. mtspr(SPRN_CTRLT, ctrl);
  1105. ti->local_flags |= _TLF_RUNLATCH;
  1106. }
  1107. /* Called with hard IRQs off */
  1108. void notrace __ppc64_runlatch_off(void)
  1109. {
  1110. struct thread_info *ti = current_thread_info();
  1111. unsigned long ctrl;
  1112. ti->local_flags &= ~_TLF_RUNLATCH;
  1113. ctrl = mfspr(SPRN_CTRLF);
  1114. ctrl &= ~CTRL_RUNLATCH;
  1115. mtspr(SPRN_CTRLT, ctrl);
  1116. }
  1117. #endif /* CONFIG_PPC64 */
  1118. #if THREAD_SHIFT < PAGE_SHIFT
  1119. static struct kmem_cache *thread_info_cache;
  1120. struct thread_info *alloc_thread_info_node(struct task_struct *tsk, int node)
  1121. {
  1122. struct thread_info *ti;
  1123. ti = kmem_cache_alloc_node(thread_info_cache, GFP_KERNEL, node);
  1124. if (unlikely(ti == NULL))
  1125. return NULL;
  1126. #ifdef CONFIG_DEBUG_STACK_USAGE
  1127. memset(ti, 0, THREAD_SIZE);
  1128. #endif
  1129. return ti;
  1130. }
  1131. void free_thread_info(struct thread_info *ti)
  1132. {
  1133. kmem_cache_free(thread_info_cache, ti);
  1134. }
  1135. void thread_info_cache_init(void)
  1136. {
  1137. thread_info_cache = kmem_cache_create("thread_info", THREAD_SIZE,
  1138. THREAD_SIZE, 0, NULL);
  1139. BUG_ON(thread_info_cache == NULL);
  1140. }
  1141. #endif /* THREAD_SHIFT < PAGE_SHIFT */
  1142. unsigned long arch_align_stack(unsigned long sp)
  1143. {
  1144. if (!(current->personality & ADDR_NO_RANDOMIZE) && randomize_va_space)
  1145. sp -= get_random_int() & ~PAGE_MASK;
  1146. return sp & ~0xf;
  1147. }
  1148. static inline unsigned long brk_rnd(void)
  1149. {
  1150. unsigned long rnd = 0;
  1151. /* 8MB for 32bit, 1GB for 64bit */
  1152. if (is_32bit_task())
  1153. rnd = (get_random_long() % (1UL<<(23-PAGE_SHIFT)));
  1154. else
  1155. rnd = (get_random_long() % (1UL<<(30-PAGE_SHIFT)));
  1156. return rnd << PAGE_SHIFT;
  1157. }
  1158. unsigned long arch_randomize_brk(struct mm_struct *mm)
  1159. {
  1160. unsigned long base = mm->brk;
  1161. unsigned long ret;
  1162. #ifdef CONFIG_PPC_STD_MMU_64
  1163. /*
  1164. * If we are using 1TB segments and we are allowed to randomise
  1165. * the heap, we can put it above 1TB so it is backed by a 1TB
  1166. * segment. Otherwise the heap will be in the bottom 1TB
  1167. * which always uses 256MB segments and this may result in a
  1168. * performance penalty.
  1169. */
  1170. if (!is_32bit_task() && (mmu_highuser_ssize == MMU_SEGSIZE_1T))
  1171. base = max_t(unsigned long, mm->brk, 1UL << SID_SHIFT_1T);
  1172. #endif
  1173. ret = PAGE_ALIGN(base + brk_rnd());
  1174. if (ret < mm->brk)
  1175. return mm->brk;
  1176. return ret;
  1177. }
  1178. unsigned long randomize_et_dyn(unsigned long base)
  1179. {
  1180. unsigned long ret = PAGE_ALIGN(base + brk_rnd());
  1181. if (ret < base)
  1182. return base;
  1183. return ret;
  1184. }