p1023rds.dts 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220
  1. /*
  2. * P1023 RDS Device Tree Source
  3. *
  4. * Copyright 2010-2011 Freescale Semiconductor Inc.
  5. *
  6. * Author: Roy Zang <tie-fei.zang@freescale.com>
  7. *
  8. * Redistribution and use in source and binary forms, with or without
  9. * modification, are permitted provided that the following conditions are met:
  10. * * Redistributions of source code must retain the above copyright
  11. * notice, this list of conditions and the following disclaimer.
  12. * * Redistributions in binary form must reproduce the above copyright
  13. * notice, this list of conditions and the following disclaimer in the
  14. * documentation and/or other materials provided with the distribution.
  15. * * Neither the name of Freescale Semiconductor nor the
  16. * names of its contributors may be used to endorse or promote products
  17. * derived from this software without specific prior written permission.
  18. *
  19. *
  20. * ALTERNATIVELY, this software may be distributed under the terms of the
  21. * GNU General Public License ("GPL") as published by the Free Software
  22. * Foundation, either version 2 of that License or (at your option) any
  23. * later version.
  24. *
  25. * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
  26. * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  27. * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  28. * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
  29. * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
  30. * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  31. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
  32. * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  33. * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
  34. * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  35. */
  36. /include/ "fsl/p1023si-pre.dtsi"
  37. / {
  38. model = "fsl,P1023";
  39. compatible = "fsl,P1023RDS";
  40. #address-cells = <2>;
  41. #size-cells = <2>;
  42. interrupt-parent = <&mpic>;
  43. memory {
  44. device_type = "memory";
  45. };
  46. soc: soc@ff600000 {
  47. ranges = <0x0 0x0 0xff600000 0x200000>;
  48. i2c@3000 {
  49. rtc@68 {
  50. compatible = "dallas,ds1374";
  51. reg = <0x68>;
  52. };
  53. };
  54. spi@7000 {
  55. fsl_dataflash@0 {
  56. #address-cells = <1>;
  57. #size-cells = <1>;
  58. compatible = "atmel,at45db081d";
  59. reg = <0>;
  60. spi-max-frequency = <40000000>; /* input clock */
  61. partition@u-boot {
  62. /* 512KB for u-boot Bootloader Image */
  63. label = "u-boot-spi";
  64. reg = <0x00000000 0x00080000>;
  65. read-only;
  66. };
  67. partition@dtb {
  68. /* 512KB for DTB Image */
  69. label = "dtb-spi";
  70. reg = <0x00080000 0x00080000>;
  71. read-only;
  72. };
  73. };
  74. };
  75. usb@22000 {
  76. dr_mode = "host";
  77. phy_type = "ulpi";
  78. };
  79. };
  80. lbc: localbus@ff605000 {
  81. reg = <0 0xff605000 0 0x1000>;
  82. /* NOR Flash, BCSR */
  83. ranges = <0x0 0x0 0x0 0xee000000 0x02000000
  84. 0x1 0x0 0x0 0xe0000000 0x00008000>;
  85. nor@0,0 {
  86. #address-cells = <1>;
  87. #size-cells = <1>;
  88. compatible = "cfi-flash";
  89. reg = <0x0 0x0 0x02000000>;
  90. bank-width = <2>;
  91. device-width = <1>;
  92. partition@0 {
  93. label = "ramdisk";
  94. reg = <0x00000000 0x01c00000>;
  95. };
  96. partition@1c00000 {
  97. label = "kernel";
  98. reg = <0x01c00000 0x002e0000>;
  99. };
  100. partiton@1ee0000 {
  101. label = "dtb";
  102. reg = <0x01ee0000 0x00020000>;
  103. };
  104. partition@1f00000 {
  105. label = "firmware";
  106. reg = <0x01f00000 0x00080000>;
  107. read-only;
  108. };
  109. partition@1f80000 {
  110. label = "u-boot";
  111. reg = <0x01f80000 0x00080000>;
  112. read-only;
  113. };
  114. };
  115. fpga@1,0 {
  116. #address-cells = <1>;
  117. #size-cells = <1>;
  118. compatible = "fsl,p1023rds-fpga";
  119. reg = <1 0 0x8000>;
  120. ranges = <0 1 0 0x8000>;
  121. bcsr@20 {
  122. compatible = "fsl,p1023rds-bcsr";
  123. reg = <0x20 0x20>;
  124. };
  125. };
  126. };
  127. pci0: pcie@ff60a000 {
  128. reg = <0 0xff60a000 0 0x1000>;
  129. ranges = <0x2000000 0x0 0xc0000000 0 0xc0000000 0x0 0x20000000
  130. 0x1000000 0x0 0x00000000 0 0xffc20000 0x0 0x10000>;
  131. pcie@0 {
  132. /* IRQ[0:3] are pulled up on board, set to active-low */
  133. interrupt-map-mask = <0xf800 0 0 7>;
  134. interrupt-map = <
  135. /* IDSEL 0x0 */
  136. 0000 0 0 1 &mpic 0 1 0 0
  137. 0000 0 0 2 &mpic 1 1 0 0
  138. 0000 0 0 3 &mpic 2 1 0 0
  139. 0000 0 0 4 &mpic 3 1 0 0
  140. >;
  141. ranges = <0x2000000 0x0 0xc0000000
  142. 0x2000000 0x0 0xc0000000
  143. 0x0 0x20000000
  144. 0x1000000 0x0 0x0
  145. 0x1000000 0x0 0x0
  146. 0x0 0x100000>;
  147. };
  148. };
  149. board_pci1: pci1: pcie@ff609000 {
  150. reg = <0 0xff609000 0 0x1000>;
  151. ranges = <0x2000000 0x0 0xa0000000 0 0xa0000000 0x0 0x20000000
  152. 0x1000000 0x0 0x00000000 0 0xffc10000 0x0 0x10000>;
  153. pcie@0 {
  154. /*
  155. * IRQ[4:6] only for PCIe, set to active-high,
  156. * IRQ[7] is pulled up on board, set to active-low
  157. */
  158. interrupt-map-mask = <0xf800 0 0 7>;
  159. interrupt-map = <
  160. /* IDSEL 0x0 */
  161. 0000 0 0 1 &mpic 4 2 0 0
  162. 0000 0 0 2 &mpic 5 2 0 0
  163. 0000 0 0 3 &mpic 6 2 0 0
  164. 0000 0 0 4 &mpic 7 1 0 0
  165. >;
  166. ranges = <0x2000000 0x0 0xa0000000
  167. 0x2000000 0x0 0xa0000000
  168. 0x0 0x20000000
  169. 0x1000000 0x0 0x0
  170. 0x1000000 0x0 0x0
  171. 0x0 0x100000>;
  172. };
  173. };
  174. pci2: pcie@ff60b000 {
  175. reg = <0 0xff60b000 0 0x1000>;
  176. ranges = <0x2000000 0x0 0x80000000 0 0x80000000 0x0 0x20000000
  177. 0x1000000 0x0 0x00000000 0 0xffc00000 0x0 0x10000>;
  178. pcie@0 {
  179. /*
  180. * IRQ[8:10] are pulled up on board, set to active-low
  181. * IRQ[11] only for PCIe, set to active-high,
  182. */
  183. interrupt-map-mask = <0xf800 0 0 7>;
  184. interrupt-map = <
  185. /* IDSEL 0x0 */
  186. 0000 0 0 1 &mpic 8 1 0 0
  187. 0000 0 0 2 &mpic 9 1 0 0
  188. 0000 0 0 3 &mpic 10 1 0 0
  189. 0000 0 0 4 &mpic 11 2 0 0
  190. >;
  191. ranges = <0x2000000 0x0 0x80000000
  192. 0x2000000 0x0 0x80000000
  193. 0x0 0x20000000
  194. 0x1000000 0x0 0x0
  195. 0x1000000 0x0 0x0
  196. 0x0 0x100000>;
  197. };
  198. };
  199. };
  200. /include/ "fsl/p1023si-post.dtsi"