Kconfig 8.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248
  1. # IOMMU_API always gets selected by whoever wants it.
  2. config IOMMU_API
  3. bool
  4. menuconfig IOMMU_SUPPORT
  5. bool "IOMMU Hardware Support"
  6. default y
  7. ---help---
  8. Say Y here if you want to compile device drivers for IO Memory
  9. Management Units into the kernel. These devices usually allow to
  10. remap DMA requests and/or remap interrupts from other devices on the
  11. system.
  12. if IOMMU_SUPPORT
  13. # MSM IOMMU support
  14. # MSM_IOMMU always gets selected by whoever wants it.
  15. config MSM_IOMMU
  16. bool
  17. # MSM IOMMUv0 support
  18. config MSM_IOMMU_V0
  19. bool "MSM IOMMUv0 Support"
  20. depends on ARCH_MSM8X60 || ARCH_MSM8960 || ARCH_APQ8064 || ARCH_MSM8610
  21. select IOMMU_API
  22. select MSM_IOMMU
  23. help
  24. Support for the IOMMUs (v0) found on certain Qualcomm SOCs.
  25. These IOMMUs allow virtualization of the address space used by most
  26. cores within the multimedia subsystem.
  27. If unsure, say N here.
  28. # MSM IOMMUv1 support
  29. config MSM_IOMMU_V1
  30. bool "MSM IOMMUv1 Support"
  31. depends on ARCH_MSM8974 || ARCH_MPQ8092 || ARCH_MSM8226 || ARCH_APQ8084
  32. select IOMMU_API
  33. select MSM_IOMMU
  34. help
  35. Support for the IOMMUs (v1) found on certain Qualcomm SOCs.
  36. These IOMMUs allow virtualization of the address space used by most
  37. cores within the multimedia subsystem.
  38. If unsure, say N here.
  39. # MSM IOMMU sync lock support
  40. config MSM_IOMMU_SYNC
  41. bool "MSM IOMMU Sync Lock Support"
  42. depends on (ARCH_MSM8X60 || ARCH_MSM8960 || ARCH_APQ8064 || ARCH_MSM8930 || ARCH_MSM8610) && MSM_IOMMU_V0
  43. help
  44. Say Y here if you want the IOMMU to grab a remote spinlock to ensure
  45. synchronization between IOMMU accesses by CPU and other exectution
  46. environments in the SoC.
  47. If unsure, say N here.
  48. # MSM IOMMU CPU-GPU sync programming support
  49. config MSM_IOMMU_GPU_SYNC
  50. bool "MSM IOMMU CPU-GPU Sync Support"
  51. depends on (ARCH_MSM8X60 || ARCH_MSM8960 || ARCH_APQ8064 || ARCH_MSM8930) && MSM_IOMMU_V0
  52. select MSM_IOMMU_SYNC
  53. help
  54. Say Y here if you want to synchronize access to IOMMU configuration
  55. port between CPU and GPU. CPU will grab a remote spinlock before
  56. accessing IOMMU configuration registers and GPU will do the same.
  57. If unsure, say N here.
  58. config MSM_IOMMU_PMON
  59. bool "MSM IOMMU Perfomance Monitoring Support"
  60. depends on (ARCH_MSM8974 || ARCH_MSM8610 || ARCH_MSM8226) && MSM_IOMMU
  61. help
  62. Support for monitoring IOMMUs performance on certain Qualcomm SOCs.
  63. It captures TLB statistics per context bank of the IOMMU as an
  64. indication of its performance metric.
  65. If unsure, say N here.
  66. config IOMMU_PGTABLES_L2
  67. bool "Allow SMMU page tables in the L2 cache (Experimental)"
  68. depends on MSM_IOMMU && MMU && SMP && CPU_DCACHE_DISABLE=n
  69. help
  70. Improves TLB miss latency at the expense of potential L2 pollution.
  71. However, with large multimedia buffers, the TLB should mostly contain
  72. section mappings and TLB misses should be quite infrequent.
  73. Most people can probably say Y here.
  74. config MSM_IOMMU_VBIF_CHECK
  75. bool "Enable support for VBIF check when IOMMU gets stuck"
  76. depends on MSM_IOMMU
  77. help
  78. Enables an extra check in the IOMMU driver that logs debugging
  79. information when TLB sync or iommu halt issue occurs. This helps
  80. in debugging such issues.
  81. If unsure, say N here.
  82. config IOMMU_NON_SECURE
  83. bool "Turns on programming of secure SMMU by kernel"
  84. depends on MSM_IOMMU
  85. help
  86. Say Y here if you want the kernel to program all SMMUs regardless of
  87. whether SMMUs are secure or not. A secure SMMU is an SMMU that has
  88. its global address space programmed by the secure environment. In
  89. addition some of the context banks might be owned/programmed by the
  90. secure environment for a secure SMMU. Enabling this feature can be
  91. used during testing when the secure environment is not available
  92. and the kernel needs to program all the SMMUs.
  93. If unsure, say N here.
  94. # AMD IOMMU support
  95. config AMD_IOMMU
  96. bool "AMD IOMMU support"
  97. select SWIOTLB
  98. select PCI_MSI
  99. select PCI_ATS
  100. select PCI_PRI
  101. select PCI_PASID
  102. select IOMMU_API
  103. depends on X86_64 && PCI && ACPI
  104. ---help---
  105. With this option you can enable support for AMD IOMMU hardware in
  106. your system. An IOMMU is a hardware component which provides
  107. remapping of DMA memory accesses from devices. With an AMD IOMMU you
  108. can isolate the the DMA memory of different devices and protect the
  109. system from misbehaving device drivers or hardware.
  110. You can find out if your system has an AMD IOMMU if you look into
  111. your BIOS for an option to enable it or if you have an IVRS ACPI
  112. table.
  113. config AMD_IOMMU_STATS
  114. bool "Export AMD IOMMU statistics to debugfs"
  115. depends on AMD_IOMMU
  116. select DEBUG_FS
  117. ---help---
  118. This option enables code in the AMD IOMMU driver to collect various
  119. statistics about whats happening in the driver and exports that
  120. information to userspace via debugfs.
  121. If unsure, say N.
  122. config AMD_IOMMU_V2
  123. tristate "AMD IOMMU Version 2 driver (EXPERIMENTAL)"
  124. depends on AMD_IOMMU && PROFILING && EXPERIMENTAL
  125. select MMU_NOTIFIER
  126. ---help---
  127. This option enables support for the AMD IOMMUv2 features of the IOMMU
  128. hardware. Select this option if you want to use devices that support
  129. the the PCI PRI and PASID interface.
  130. # Intel IOMMU support
  131. config DMAR_TABLE
  132. bool
  133. config INTEL_IOMMU
  134. bool "Support for Intel IOMMU using DMA Remapping Devices"
  135. depends on PCI_MSI && ACPI && (X86 || IA64_GENERIC)
  136. select IOMMU_API
  137. select DMAR_TABLE
  138. help
  139. DMA remapping (DMAR) devices support enables independent address
  140. translations for Direct Memory Access (DMA) from devices.
  141. These DMA remapping devices are reported via ACPI tables
  142. and include PCI device scope covered by these DMA
  143. remapping devices.
  144. config INTEL_IOMMU_DEFAULT_ON
  145. def_bool y
  146. prompt "Enable Intel DMA Remapping Devices by default"
  147. depends on INTEL_IOMMU
  148. help
  149. Selecting this option will enable a DMAR device at boot time if
  150. one is found. If this option is not selected, DMAR support can
  151. be enabled by passing intel_iommu=on to the kernel.
  152. config INTEL_IOMMU_BROKEN_GFX_WA
  153. bool "Workaround broken graphics drivers (going away soon)"
  154. depends on INTEL_IOMMU && BROKEN && X86
  155. ---help---
  156. Current Graphics drivers tend to use physical address
  157. for DMA and avoid using DMA APIs. Setting this config
  158. option permits the IOMMU driver to set a unity map for
  159. all the OS-visible memory. Hence the driver can continue
  160. to use physical addresses for DMA, at least until this
  161. option is removed in the 2.6.32 kernel.
  162. config INTEL_IOMMU_FLOPPY_WA
  163. def_bool y
  164. depends on INTEL_IOMMU && X86
  165. ---help---
  166. Floppy disk drivers are known to bypass DMA API calls
  167. thereby failing to work when IOMMU is enabled. This
  168. workaround will setup a 1:1 mapping for the first
  169. 16MiB to make floppy (an ISA device) work.
  170. config IRQ_REMAP
  171. bool "Support for Interrupt Remapping (EXPERIMENTAL)"
  172. depends on X86_64 && X86_IO_APIC && PCI_MSI && ACPI && EXPERIMENTAL
  173. select DMAR_TABLE
  174. ---help---
  175. Supports Interrupt remapping for IO-APIC and MSI devices.
  176. To use x2apic mode in the CPU's which support x2APIC enhancements or
  177. to support platforms with CPU's having > 8 bit APIC ID, say Y.
  178. # OMAP IOMMU support
  179. config OMAP_IOMMU
  180. bool "OMAP IOMMU Support"
  181. depends on ARCH_OMAP
  182. select IOMMU_API
  183. config OMAP_IOVMM
  184. tristate "OMAP IO Virtual Memory Manager Support"
  185. depends on OMAP_IOMMU
  186. config OMAP_IOMMU_DEBUG
  187. tristate "Export OMAP IOMMU/IOVMM internals in DebugFS"
  188. depends on OMAP_IOVMM && DEBUG_FS
  189. help
  190. Select this to see extensive information about
  191. the internal state of OMAP IOMMU/IOVMM in debugfs.
  192. Say N unless you know you need this.
  193. config TEGRA_IOMMU_GART
  194. bool "Tegra GART IOMMU Support"
  195. depends on ARCH_TEGRA_2x_SOC
  196. select IOMMU_API
  197. help
  198. Enables support for remapping discontiguous physical memory
  199. shared with the operating system into contiguous I/O virtual
  200. space through the GART (Graphics Address Relocation Table)
  201. hardware included on Tegra SoCs.
  202. config TEGRA_IOMMU_SMMU
  203. bool "Tegra SMMU IOMMU Support"
  204. depends on ARCH_TEGRA_3x_SOC
  205. select IOMMU_API
  206. help
  207. Enables support for remapping discontiguous physical memory
  208. shared with the operating system into contiguous I/O virtual
  209. space through the SMMU (System Memory Management Unit)
  210. hardware included on Tegra SoCs.
  211. endif # IOMMU_SUPPORT