realview_pb11mp.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381
  1. /*
  2. * linux/arch/arm/mach-realview/realview_pb11mp.c
  3. *
  4. * Copyright (C) 2008 ARM Limited
  5. * Copyright (C) 2000 Deep Blue Solutions Ltd
  6. *
  7. * This program is free software; you can redistribute it and/or modify
  8. * it under the terms of the GNU General Public License as published by
  9. * the Free Software Foundation; either version 2 of the License, or
  10. * (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  20. */
  21. #include <linux/init.h>
  22. #include <linux/platform_device.h>
  23. #include <linux/device.h>
  24. #include <linux/amba/bus.h>
  25. #include <linux/amba/pl061.h>
  26. #include <linux/amba/mmci.h>
  27. #include <linux/amba/pl022.h>
  28. #include <linux/io.h>
  29. #include <mach/hardware.h>
  30. #include <asm/irq.h>
  31. #include <asm/leds.h>
  32. #include <asm/mach-types.h>
  33. #include <asm/pmu.h>
  34. #include <asm/pgtable.h>
  35. #include <asm/hardware/gic.h>
  36. #include <asm/hardware/cache-l2x0.h>
  37. #include <asm/smp_twd.h>
  38. #include <asm/mach/arch.h>
  39. #include <asm/mach/flash.h>
  40. #include <asm/mach/map.h>
  41. #include <asm/mach/time.h>
  42. #include <mach/board-pb11mp.h>
  43. #include <mach/irqs.h>
  44. #include "core.h"
  45. static struct map_desc realview_pb11mp_io_desc[] __initdata = {
  46. {
  47. .virtual = IO_ADDRESS(REALVIEW_SYS_BASE),
  48. .pfn = __phys_to_pfn(REALVIEW_SYS_BASE),
  49. .length = SZ_4K,
  50. .type = MT_DEVICE,
  51. }, {
  52. .virtual = IO_ADDRESS(REALVIEW_PB11MP_GIC_CPU_BASE),
  53. .pfn = __phys_to_pfn(REALVIEW_PB11MP_GIC_CPU_BASE),
  54. .length = SZ_4K,
  55. .type = MT_DEVICE,
  56. }, {
  57. .virtual = IO_ADDRESS(REALVIEW_PB11MP_GIC_DIST_BASE),
  58. .pfn = __phys_to_pfn(REALVIEW_PB11MP_GIC_DIST_BASE),
  59. .length = SZ_4K,
  60. .type = MT_DEVICE,
  61. }, { /* Maps the SCU, GIC CPU interface, TWD, GIC DIST */
  62. .virtual = IO_ADDRESS(REALVIEW_TC11MP_PRIV_MEM_BASE),
  63. .pfn = __phys_to_pfn(REALVIEW_TC11MP_PRIV_MEM_BASE),
  64. .length = REALVIEW_TC11MP_PRIV_MEM_SIZE,
  65. .type = MT_DEVICE,
  66. }, {
  67. .virtual = IO_ADDRESS(REALVIEW_SCTL_BASE),
  68. .pfn = __phys_to_pfn(REALVIEW_SCTL_BASE),
  69. .length = SZ_4K,
  70. .type = MT_DEVICE,
  71. }, {
  72. .virtual = IO_ADDRESS(REALVIEW_PB11MP_TIMER0_1_BASE),
  73. .pfn = __phys_to_pfn(REALVIEW_PB11MP_TIMER0_1_BASE),
  74. .length = SZ_4K,
  75. .type = MT_DEVICE,
  76. }, {
  77. .virtual = IO_ADDRESS(REALVIEW_PB11MP_TIMER2_3_BASE),
  78. .pfn = __phys_to_pfn(REALVIEW_PB11MP_TIMER2_3_BASE),
  79. .length = SZ_4K,
  80. .type = MT_DEVICE,
  81. }, {
  82. .virtual = IO_ADDRESS(REALVIEW_TC11MP_L220_BASE),
  83. .pfn = __phys_to_pfn(REALVIEW_TC11MP_L220_BASE),
  84. .length = SZ_8K,
  85. .type = MT_DEVICE,
  86. },
  87. #ifdef CONFIG_DEBUG_LL
  88. {
  89. .virtual = IO_ADDRESS(REALVIEW_PB11MP_UART0_BASE),
  90. .pfn = __phys_to_pfn(REALVIEW_PB11MP_UART0_BASE),
  91. .length = SZ_4K,
  92. .type = MT_DEVICE,
  93. },
  94. #endif
  95. };
  96. static void __init realview_pb11mp_map_io(void)
  97. {
  98. iotable_init(realview_pb11mp_io_desc, ARRAY_SIZE(realview_pb11mp_io_desc));
  99. }
  100. static struct pl061_platform_data gpio0_plat_data = {
  101. .gpio_base = 0,
  102. };
  103. static struct pl061_platform_data gpio1_plat_data = {
  104. .gpio_base = 8,
  105. };
  106. static struct pl061_platform_data gpio2_plat_data = {
  107. .gpio_base = 16,
  108. };
  109. static struct pl022_ssp_controller ssp0_plat_data = {
  110. .bus_id = 0,
  111. .enable_dma = 0,
  112. .num_chipselect = 1,
  113. };
  114. /*
  115. * RealView PB11MPCore AMBA devices
  116. */
  117. #define GPIO2_IRQ { IRQ_PB11MP_GPIO2 }
  118. #define GPIO3_IRQ { IRQ_PB11MP_GPIO3 }
  119. #define AACI_IRQ { IRQ_TC11MP_AACI }
  120. #define MMCI0_IRQ { IRQ_TC11MP_MMCI0A, IRQ_TC11MP_MMCI0B }
  121. #define KMI0_IRQ { IRQ_TC11MP_KMI0 }
  122. #define KMI1_IRQ { IRQ_TC11MP_KMI1 }
  123. #define PB11MP_SMC_IRQ { }
  124. #define MPMC_IRQ { }
  125. #define PB11MP_CLCD_IRQ { IRQ_PB11MP_CLCD }
  126. #define DMAC_IRQ { IRQ_PB11MP_DMAC }
  127. #define SCTL_IRQ { }
  128. #define PB11MP_WATCHDOG_IRQ { IRQ_PB11MP_WATCHDOG }
  129. #define PB11MP_GPIO0_IRQ { IRQ_PB11MP_GPIO0 }
  130. #define GPIO1_IRQ { IRQ_PB11MP_GPIO1 }
  131. #define PB11MP_RTC_IRQ { IRQ_TC11MP_RTC }
  132. #define SCI_IRQ { IRQ_PB11MP_SCI }
  133. #define PB11MP_UART0_IRQ { IRQ_TC11MP_UART0 }
  134. #define PB11MP_UART1_IRQ { IRQ_TC11MP_UART1 }
  135. #define PB11MP_UART2_IRQ { IRQ_PB11MP_UART2 }
  136. #define PB11MP_UART3_IRQ { IRQ_PB11MP_UART3 }
  137. #define PB11MP_SSP_IRQ { IRQ_PB11MP_SSP }
  138. /* FPGA Primecells */
  139. APB_DEVICE(aaci, "fpga:aaci", AACI, NULL);
  140. APB_DEVICE(mmc0, "fpga:mmc0", MMCI0, &realview_mmc0_plat_data);
  141. APB_DEVICE(kmi0, "fpga:kmi0", KMI0, NULL);
  142. APB_DEVICE(kmi1, "fpga:kmi1", KMI1, NULL);
  143. APB_DEVICE(uart3, "fpga:uart3", PB11MP_UART3, NULL);
  144. /* DevChip Primecells */
  145. AHB_DEVICE(smc, "dev:smc", PB11MP_SMC, NULL);
  146. AHB_DEVICE(sctl, "dev:sctl", SCTL, NULL);
  147. APB_DEVICE(wdog, "dev:wdog", PB11MP_WATCHDOG, NULL);
  148. APB_DEVICE(gpio0, "dev:gpio0", PB11MP_GPIO0, &gpio0_plat_data);
  149. APB_DEVICE(gpio1, "dev:gpio1", GPIO1, &gpio1_plat_data);
  150. APB_DEVICE(gpio2, "dev:gpio2", GPIO2, &gpio2_plat_data);
  151. APB_DEVICE(rtc, "dev:rtc", PB11MP_RTC, NULL);
  152. APB_DEVICE(sci0, "dev:sci0", SCI, NULL);
  153. APB_DEVICE(uart0, "dev:uart0", PB11MP_UART0, NULL);
  154. APB_DEVICE(uart1, "dev:uart1", PB11MP_UART1, NULL);
  155. APB_DEVICE(uart2, "dev:uart2", PB11MP_UART2, NULL);
  156. APB_DEVICE(ssp0, "dev:ssp0", PB11MP_SSP, &ssp0_plat_data);
  157. /* Primecells on the NEC ISSP chip */
  158. AHB_DEVICE(clcd, "issp:clcd", PB11MP_CLCD, &clcd_plat_data);
  159. AHB_DEVICE(dmac, "issp:dmac", DMAC, NULL);
  160. static struct amba_device *amba_devs[] __initdata = {
  161. &dmac_device,
  162. &uart0_device,
  163. &uart1_device,
  164. &uart2_device,
  165. &uart3_device,
  166. &smc_device,
  167. &clcd_device,
  168. &sctl_device,
  169. &wdog_device,
  170. &gpio0_device,
  171. &gpio1_device,
  172. &gpio2_device,
  173. &rtc_device,
  174. &sci0_device,
  175. &ssp0_device,
  176. &aaci_device,
  177. &mmc0_device,
  178. &kmi0_device,
  179. &kmi1_device,
  180. };
  181. /*
  182. * RealView PB11MPCore platform devices
  183. */
  184. static struct resource realview_pb11mp_flash_resource[] = {
  185. [0] = {
  186. .start = REALVIEW_PB11MP_FLASH0_BASE,
  187. .end = REALVIEW_PB11MP_FLASH0_BASE + REALVIEW_PB11MP_FLASH0_SIZE - 1,
  188. .flags = IORESOURCE_MEM,
  189. },
  190. [1] = {
  191. .start = REALVIEW_PB11MP_FLASH1_BASE,
  192. .end = REALVIEW_PB11MP_FLASH1_BASE + REALVIEW_PB11MP_FLASH1_SIZE - 1,
  193. .flags = IORESOURCE_MEM,
  194. },
  195. };
  196. static struct resource realview_pb11mp_smsc911x_resources[] = {
  197. [0] = {
  198. .start = REALVIEW_PB11MP_ETH_BASE,
  199. .end = REALVIEW_PB11MP_ETH_BASE + SZ_64K - 1,
  200. .flags = IORESOURCE_MEM,
  201. },
  202. [1] = {
  203. .start = IRQ_TC11MP_ETH,
  204. .end = IRQ_TC11MP_ETH,
  205. .flags = IORESOURCE_IRQ,
  206. },
  207. };
  208. static struct resource realview_pb11mp_isp1761_resources[] = {
  209. [0] = {
  210. .start = REALVIEW_PB11MP_USB_BASE,
  211. .end = REALVIEW_PB11MP_USB_BASE + SZ_128K - 1,
  212. .flags = IORESOURCE_MEM,
  213. },
  214. [1] = {
  215. .start = IRQ_TC11MP_USB,
  216. .end = IRQ_TC11MP_USB,
  217. .flags = IORESOURCE_IRQ,
  218. },
  219. };
  220. static struct resource pmu_resources[] = {
  221. [0] = {
  222. .start = IRQ_TC11MP_PMU_CPU0,
  223. .end = IRQ_TC11MP_PMU_CPU0,
  224. .flags = IORESOURCE_IRQ,
  225. },
  226. [1] = {
  227. .start = IRQ_TC11MP_PMU_CPU1,
  228. .end = IRQ_TC11MP_PMU_CPU1,
  229. .flags = IORESOURCE_IRQ,
  230. },
  231. [2] = {
  232. .start = IRQ_TC11MP_PMU_CPU2,
  233. .end = IRQ_TC11MP_PMU_CPU2,
  234. .flags = IORESOURCE_IRQ,
  235. },
  236. [3] = {
  237. .start = IRQ_TC11MP_PMU_CPU3,
  238. .end = IRQ_TC11MP_PMU_CPU3,
  239. .flags = IORESOURCE_IRQ,
  240. },
  241. };
  242. static struct platform_device pmu_device = {
  243. .name = "arm-pmu",
  244. .id = ARM_PMU_DEVICE_CPU,
  245. .num_resources = ARRAY_SIZE(pmu_resources),
  246. .resource = pmu_resources,
  247. };
  248. static void __init gic_init_irq(void)
  249. {
  250. unsigned int pldctrl;
  251. /* new irq mode with no DCC */
  252. writel(0x0000a05f, __io_address(REALVIEW_SYS_LOCK));
  253. pldctrl = readl(__io_address(REALVIEW_SYS_BASE) + REALVIEW_PB11MP_SYS_PLD_CTRL1);
  254. pldctrl |= 2 << 22;
  255. writel(pldctrl, __io_address(REALVIEW_SYS_BASE) + REALVIEW_PB11MP_SYS_PLD_CTRL1);
  256. writel(0x00000000, __io_address(REALVIEW_SYS_LOCK));
  257. /* ARM11MPCore test chip GIC, primary */
  258. gic_init(0, 29, __io_address(REALVIEW_TC11MP_GIC_DIST_BASE),
  259. __io_address(REALVIEW_TC11MP_GIC_CPU_BASE));
  260. /* board GIC, secondary */
  261. gic_init(1, IRQ_PB11MP_GIC_START,
  262. __io_address(REALVIEW_PB11MP_GIC_DIST_BASE),
  263. __io_address(REALVIEW_PB11MP_GIC_CPU_BASE));
  264. gic_cascade_irq(1, IRQ_TC11MP_PB_IRQ1);
  265. }
  266. #ifdef CONFIG_HAVE_ARM_TWD
  267. static DEFINE_TWD_LOCAL_TIMER(twd_local_timer,
  268. REALVIEW_TC11MP_TWD_BASE,
  269. IRQ_LOCALTIMER);
  270. static void __init realview_pb11mp_twd_init(void)
  271. {
  272. int err = twd_local_timer_register(&twd_local_timer);
  273. if (err)
  274. pr_err("twd_local_timer_register failed %d\n", err);
  275. }
  276. #else
  277. #define realview_pb11mp_twd_init() do {} while(0)
  278. #endif
  279. static void __init realview_pb11mp_timer_init(void)
  280. {
  281. timer0_va_base = __io_address(REALVIEW_PB11MP_TIMER0_1_BASE);
  282. timer1_va_base = __io_address(REALVIEW_PB11MP_TIMER0_1_BASE) + 0x20;
  283. timer2_va_base = __io_address(REALVIEW_PB11MP_TIMER2_3_BASE);
  284. timer3_va_base = __io_address(REALVIEW_PB11MP_TIMER2_3_BASE) + 0x20;
  285. realview_timer_init(IRQ_TC11MP_TIMER0_1);
  286. realview_pb11mp_twd_init();
  287. }
  288. static struct sys_timer realview_pb11mp_timer = {
  289. .init = realview_pb11mp_timer_init,
  290. };
  291. static void realview_pb11mp_restart(char mode, const char *cmd)
  292. {
  293. void __iomem *reset_ctrl = __io_address(REALVIEW_SYS_RESETCTL);
  294. void __iomem *lock_ctrl = __io_address(REALVIEW_SYS_LOCK);
  295. /*
  296. * To reset, we hit the on-board reset register
  297. * in the system FPGA
  298. */
  299. __raw_writel(REALVIEW_SYS_LOCK_VAL, lock_ctrl);
  300. __raw_writel(0x0000, reset_ctrl);
  301. __raw_writel(0x0004, reset_ctrl);
  302. dsb();
  303. }
  304. static void __init realview_pb11mp_init(void)
  305. {
  306. int i;
  307. #ifdef CONFIG_CACHE_L2X0
  308. /* 1MB (128KB/way), 8-way associativity, evmon/parity/share enabled
  309. * Bits: .... ...0 0111 1001 0000 .... .... .... */
  310. l2x0_init(__io_address(REALVIEW_TC11MP_L220_BASE), 0x00790000, 0xfe000fff);
  311. #endif
  312. realview_flash_register(realview_pb11mp_flash_resource,
  313. ARRAY_SIZE(realview_pb11mp_flash_resource));
  314. realview_eth_register(NULL, realview_pb11mp_smsc911x_resources);
  315. platform_device_register(&realview_i2c_device);
  316. platform_device_register(&realview_cf_device);
  317. realview_usb_register(realview_pb11mp_isp1761_resources);
  318. platform_device_register(&pmu_device);
  319. for (i = 0; i < ARRAY_SIZE(amba_devs); i++) {
  320. struct amba_device *d = amba_devs[i];
  321. amba_device_register(d, &iomem_resource);
  322. }
  323. #ifdef CONFIG_LEDS
  324. leds_event = realview_leds_event;
  325. #endif
  326. }
  327. MACHINE_START(REALVIEW_PB11MP, "ARM-RealView PB11MPCore")
  328. /* Maintainer: ARM Ltd/Deep Blue Solutions Ltd */
  329. .atag_offset = 0x100,
  330. .fixup = realview_fixup,
  331. .map_io = realview_pb11mp_map_io,
  332. .init_early = realview_init_early,
  333. .init_irq = gic_init_irq,
  334. .timer = &realview_pb11mp_timer,
  335. .handle_irq = gic_handle_irq,
  336. .init_machine = realview_pb11mp_init,
  337. #ifdef CONFIG_ZONE_DMA
  338. .dma_zone_size = SZ_256M,
  339. #endif
  340. .restart = realview_pb11mp_restart,
  341. MACHINE_END