mm-imx25.c 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. /*
  2. * Copyright (C) 1999,2000 Arm Limited
  3. * Copyright (C) 2000 Deep Blue Solutions Ltd
  4. * Copyright (C) 2002 Shane Nay (shane@minirl.com)
  5. * Copyright 2005-2007 Freescale Semiconductor, Inc. All Rights Reserved.
  6. * - add MX31 specific definitions
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. */
  18. #include <linux/mm.h>
  19. #include <linux/init.h>
  20. #include <linux/err.h>
  21. #include <asm/pgtable.h>
  22. #include <asm/mach/map.h>
  23. #include <mach/common.h>
  24. #include <mach/devices-common.h>
  25. #include <mach/hardware.h>
  26. #include <mach/mx25.h>
  27. #include <mach/iomux-v3.h>
  28. #include <mach/irqs.h>
  29. /*
  30. * This table defines static virtual address mappings for I/O regions.
  31. * These are the mappings common across all MX25 boards.
  32. */
  33. static struct map_desc mx25_io_desc[] __initdata = {
  34. imx_map_entry(MX25, AVIC, MT_DEVICE_NONSHARED),
  35. imx_map_entry(MX25, AIPS1, MT_DEVICE_NONSHARED),
  36. imx_map_entry(MX25, AIPS2, MT_DEVICE_NONSHARED),
  37. };
  38. /*
  39. * This function initializes the memory map. It is called during the
  40. * system startup to create static physical to virtual memory mappings
  41. * for the IO modules.
  42. */
  43. void __init mx25_map_io(void)
  44. {
  45. iotable_init(mx25_io_desc, ARRAY_SIZE(mx25_io_desc));
  46. }
  47. void __init imx25_init_early(void)
  48. {
  49. mxc_set_cpu_type(MXC_CPU_MX25);
  50. mxc_iomux_v3_init(MX25_IO_ADDRESS(MX25_IOMUXC_BASE_ADDR));
  51. mxc_arch_reset_init(MX25_IO_ADDRESS(MX25_WDOG_BASE_ADDR));
  52. }
  53. void __init mx25_init_irq(void)
  54. {
  55. mxc_init_irq(MX25_IO_ADDRESS(MX25_AVIC_BASE_ADDR));
  56. }
  57. static struct sdma_script_start_addrs imx25_sdma_script __initdata = {
  58. .ap_2_ap_addr = 729,
  59. .uart_2_mcu_addr = 904,
  60. .per_2_app_addr = 1255,
  61. .mcu_2_app_addr = 834,
  62. .uartsh_2_mcu_addr = 1120,
  63. .per_2_shp_addr = 1329,
  64. .mcu_2_shp_addr = 1048,
  65. .ata_2_mcu_addr = 1560,
  66. .mcu_2_ata_addr = 1479,
  67. .app_2_per_addr = 1189,
  68. .app_2_mcu_addr = 770,
  69. .shp_2_per_addr = 1407,
  70. .shp_2_mcu_addr = 979,
  71. };
  72. static struct sdma_platform_data imx25_sdma_pdata __initdata = {
  73. .fw_name = "sdma-imx25.bin",
  74. .script_addrs = &imx25_sdma_script,
  75. };
  76. static const struct resource imx25_audmux_res[] __initconst = {
  77. DEFINE_RES_MEM(MX25_AUDMUX_BASE_ADDR, SZ_16K),
  78. };
  79. void __init imx25_soc_init(void)
  80. {
  81. /* i.mx25 has the i.mx31 type gpio */
  82. mxc_register_gpio("imx31-gpio", 0, MX25_GPIO1_BASE_ADDR, SZ_16K, MX25_INT_GPIO1, 0);
  83. mxc_register_gpio("imx31-gpio", 1, MX25_GPIO2_BASE_ADDR, SZ_16K, MX25_INT_GPIO2, 0);
  84. mxc_register_gpio("imx31-gpio", 2, MX25_GPIO3_BASE_ADDR, SZ_16K, MX25_INT_GPIO3, 0);
  85. mxc_register_gpio("imx31-gpio", 3, MX25_GPIO4_BASE_ADDR, SZ_16K, MX25_INT_GPIO4, 0);
  86. /* i.mx25 has the i.mx35 type sdma */
  87. imx_add_imx_sdma("imx35-sdma", MX25_SDMA_BASE_ADDR, MX25_INT_SDMA, &imx25_sdma_pdata);
  88. /* i.mx25 has the i.mx31 type audmux */
  89. platform_device_register_simple("imx31-audmux", 0, imx25_audmux_res,
  90. ARRAY_SIZE(imx25_audmux_res));
  91. }