mach-armadillo5x0.c 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575
  1. /*
  2. * armadillo5x0.c
  3. *
  4. * Copyright 2009 Alberto Panizzo <maramaopercheseimorto@gmail.com>
  5. * updates in http://alberdroid.blogspot.com/
  6. *
  7. * Based on Atmark Techno, Inc. armadillo 500 BSP 2008
  8. * Based on mx31ads.c and pcm037.c Great Work!
  9. *
  10. * This program is free software; you can redistribute it and/or modify
  11. * it under the terms of the GNU General Public License as published by
  12. * the Free Software Foundation; either version 2 of the License, or
  13. * (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
  23. * MA 02110-1301, USA.
  24. */
  25. #include <linux/types.h>
  26. #include <linux/init.h>
  27. #include <linux/clk.h>
  28. #include <linux/platform_device.h>
  29. #include <linux/gpio.h>
  30. #include <linux/smsc911x.h>
  31. #include <linux/interrupt.h>
  32. #include <linux/irq.h>
  33. #include <linux/mtd/physmap.h>
  34. #include <linux/io.h>
  35. #include <linux/input.h>
  36. #include <linux/i2c.h>
  37. #include <linux/usb/otg.h>
  38. #include <linux/usb/ulpi.h>
  39. #include <linux/delay.h>
  40. #include <linux/regulator/machine.h>
  41. #include <linux/regulator/fixed.h>
  42. #include <mach/hardware.h>
  43. #include <asm/mach-types.h>
  44. #include <asm/mach/arch.h>
  45. #include <asm/mach/time.h>
  46. #include <asm/memory.h>
  47. #include <asm/mach/map.h>
  48. #include <mach/common.h>
  49. #include <mach/iomux-mx3.h>
  50. #include <mach/ulpi.h>
  51. #include "devices-imx31.h"
  52. #include "crmregs-imx3.h"
  53. static int armadillo5x0_pins[] = {
  54. /* UART1 */
  55. MX31_PIN_CTS1__CTS1,
  56. MX31_PIN_RTS1__RTS1,
  57. MX31_PIN_TXD1__TXD1,
  58. MX31_PIN_RXD1__RXD1,
  59. /* UART2 */
  60. MX31_PIN_CTS2__CTS2,
  61. MX31_PIN_RTS2__RTS2,
  62. MX31_PIN_TXD2__TXD2,
  63. MX31_PIN_RXD2__RXD2,
  64. /* LAN9118_IRQ */
  65. IOMUX_MODE(MX31_PIN_GPIO1_0, IOMUX_CONFIG_GPIO),
  66. /* SDHC1 */
  67. MX31_PIN_SD1_DATA3__SD1_DATA3,
  68. MX31_PIN_SD1_DATA2__SD1_DATA2,
  69. MX31_PIN_SD1_DATA1__SD1_DATA1,
  70. MX31_PIN_SD1_DATA0__SD1_DATA0,
  71. MX31_PIN_SD1_CLK__SD1_CLK,
  72. MX31_PIN_SD1_CMD__SD1_CMD,
  73. /* Framebuffer */
  74. MX31_PIN_LD0__LD0,
  75. MX31_PIN_LD1__LD1,
  76. MX31_PIN_LD2__LD2,
  77. MX31_PIN_LD3__LD3,
  78. MX31_PIN_LD4__LD4,
  79. MX31_PIN_LD5__LD5,
  80. MX31_PIN_LD6__LD6,
  81. MX31_PIN_LD7__LD7,
  82. MX31_PIN_LD8__LD8,
  83. MX31_PIN_LD9__LD9,
  84. MX31_PIN_LD10__LD10,
  85. MX31_PIN_LD11__LD11,
  86. MX31_PIN_LD12__LD12,
  87. MX31_PIN_LD13__LD13,
  88. MX31_PIN_LD14__LD14,
  89. MX31_PIN_LD15__LD15,
  90. MX31_PIN_LD16__LD16,
  91. MX31_PIN_LD17__LD17,
  92. MX31_PIN_VSYNC3__VSYNC3,
  93. MX31_PIN_HSYNC__HSYNC,
  94. MX31_PIN_FPSHIFT__FPSHIFT,
  95. MX31_PIN_DRDY0__DRDY0,
  96. IOMUX_MODE(MX31_PIN_LCS1, IOMUX_CONFIG_GPIO), /*ADV7125_PSAVE*/
  97. /* I2C2 */
  98. MX31_PIN_CSPI2_MOSI__SCL,
  99. MX31_PIN_CSPI2_MISO__SDA,
  100. /* OTG */
  101. MX31_PIN_USBOTG_DATA0__USBOTG_DATA0,
  102. MX31_PIN_USBOTG_DATA1__USBOTG_DATA1,
  103. MX31_PIN_USBOTG_DATA2__USBOTG_DATA2,
  104. MX31_PIN_USBOTG_DATA3__USBOTG_DATA3,
  105. MX31_PIN_USBOTG_DATA4__USBOTG_DATA4,
  106. MX31_PIN_USBOTG_DATA5__USBOTG_DATA5,
  107. MX31_PIN_USBOTG_DATA6__USBOTG_DATA6,
  108. MX31_PIN_USBOTG_DATA7__USBOTG_DATA7,
  109. MX31_PIN_USBOTG_CLK__USBOTG_CLK,
  110. MX31_PIN_USBOTG_DIR__USBOTG_DIR,
  111. MX31_PIN_USBOTG_NXT__USBOTG_NXT,
  112. MX31_PIN_USBOTG_STP__USBOTG_STP,
  113. /* USB host 2 */
  114. IOMUX_MODE(MX31_PIN_USBH2_CLK, IOMUX_CONFIG_FUNC),
  115. IOMUX_MODE(MX31_PIN_USBH2_DIR, IOMUX_CONFIG_FUNC),
  116. IOMUX_MODE(MX31_PIN_USBH2_NXT, IOMUX_CONFIG_FUNC),
  117. IOMUX_MODE(MX31_PIN_USBH2_STP, IOMUX_CONFIG_FUNC),
  118. IOMUX_MODE(MX31_PIN_USBH2_DATA0, IOMUX_CONFIG_FUNC),
  119. IOMUX_MODE(MX31_PIN_USBH2_DATA1, IOMUX_CONFIG_FUNC),
  120. IOMUX_MODE(MX31_PIN_STXD3, IOMUX_CONFIG_FUNC),
  121. IOMUX_MODE(MX31_PIN_SRXD3, IOMUX_CONFIG_FUNC),
  122. IOMUX_MODE(MX31_PIN_SCK3, IOMUX_CONFIG_FUNC),
  123. IOMUX_MODE(MX31_PIN_SFS3, IOMUX_CONFIG_FUNC),
  124. IOMUX_MODE(MX31_PIN_STXD6, IOMUX_CONFIG_FUNC),
  125. IOMUX_MODE(MX31_PIN_SRXD6, IOMUX_CONFIG_FUNC),
  126. };
  127. /* USB */
  128. #define OTG_RESET IOMUX_TO_GPIO(MX31_PIN_STXD4)
  129. #define USBH2_RESET IOMUX_TO_GPIO(MX31_PIN_SCK6)
  130. #define USBH2_CS IOMUX_TO_GPIO(MX31_PIN_GPIO1_3)
  131. #define USB_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \
  132. PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)
  133. static int usbotg_init(struct platform_device *pdev)
  134. {
  135. int err;
  136. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA0, USB_PAD_CFG);
  137. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA1, USB_PAD_CFG);
  138. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA2, USB_PAD_CFG);
  139. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA3, USB_PAD_CFG);
  140. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA4, USB_PAD_CFG);
  141. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA5, USB_PAD_CFG);
  142. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA6, USB_PAD_CFG);
  143. mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA7, USB_PAD_CFG);
  144. mxc_iomux_set_pad(MX31_PIN_USBOTG_CLK, USB_PAD_CFG);
  145. mxc_iomux_set_pad(MX31_PIN_USBOTG_DIR, USB_PAD_CFG);
  146. mxc_iomux_set_pad(MX31_PIN_USBOTG_NXT, USB_PAD_CFG);
  147. mxc_iomux_set_pad(MX31_PIN_USBOTG_STP, USB_PAD_CFG);
  148. /* Chip already enabled by hardware */
  149. /* OTG phy reset*/
  150. err = gpio_request(OTG_RESET, "USB-OTG-RESET");
  151. if (err) {
  152. pr_err("Failed to request the usb otg reset gpio\n");
  153. return err;
  154. }
  155. err = gpio_direction_output(OTG_RESET, 1/*HIGH*/);
  156. if (err) {
  157. pr_err("Failed to reset the usb otg phy\n");
  158. goto otg_free_reset;
  159. }
  160. gpio_set_value(OTG_RESET, 0/*LOW*/);
  161. mdelay(5);
  162. gpio_set_value(OTG_RESET, 1/*HIGH*/);
  163. mdelay(10);
  164. return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_POWER_PINS_ENABLED |
  165. MXC_EHCI_INTERFACE_DIFF_UNI);
  166. otg_free_reset:
  167. gpio_free(OTG_RESET);
  168. return err;
  169. }
  170. static int usbh2_init(struct platform_device *pdev)
  171. {
  172. int err;
  173. mxc_iomux_set_pad(MX31_PIN_USBH2_CLK, USB_PAD_CFG);
  174. mxc_iomux_set_pad(MX31_PIN_USBH2_DIR, USB_PAD_CFG);
  175. mxc_iomux_set_pad(MX31_PIN_USBH2_NXT, USB_PAD_CFG);
  176. mxc_iomux_set_pad(MX31_PIN_USBH2_STP, USB_PAD_CFG);
  177. mxc_iomux_set_pad(MX31_PIN_USBH2_DATA0, USB_PAD_CFG);
  178. mxc_iomux_set_pad(MX31_PIN_USBH2_DATA1, USB_PAD_CFG);
  179. mxc_iomux_set_pad(MX31_PIN_SRXD6, USB_PAD_CFG);
  180. mxc_iomux_set_pad(MX31_PIN_STXD6, USB_PAD_CFG);
  181. mxc_iomux_set_pad(MX31_PIN_SFS3, USB_PAD_CFG);
  182. mxc_iomux_set_pad(MX31_PIN_SCK3, USB_PAD_CFG);
  183. mxc_iomux_set_pad(MX31_PIN_SRXD3, USB_PAD_CFG);
  184. mxc_iomux_set_pad(MX31_PIN_STXD3, USB_PAD_CFG);
  185. mxc_iomux_set_gpr(MUX_PGP_UH2, true);
  186. /* Enable the chip */
  187. err = gpio_request(USBH2_CS, "USB-H2-CS");
  188. if (err) {
  189. pr_err("Failed to request the usb host 2 CS gpio\n");
  190. return err;
  191. }
  192. err = gpio_direction_output(USBH2_CS, 0/*Enabled*/);
  193. if (err) {
  194. pr_err("Failed to drive the usb host 2 CS gpio\n");
  195. goto h2_free_cs;
  196. }
  197. /* H2 phy reset*/
  198. err = gpio_request(USBH2_RESET, "USB-H2-RESET");
  199. if (err) {
  200. pr_err("Failed to request the usb host 2 reset gpio\n");
  201. goto h2_free_cs;
  202. }
  203. err = gpio_direction_output(USBH2_RESET, 1/*HIGH*/);
  204. if (err) {
  205. pr_err("Failed to reset the usb host 2 phy\n");
  206. goto h2_free_reset;
  207. }
  208. gpio_set_value(USBH2_RESET, 0/*LOW*/);
  209. mdelay(5);
  210. gpio_set_value(USBH2_RESET, 1/*HIGH*/);
  211. mdelay(10);
  212. return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_POWER_PINS_ENABLED |
  213. MXC_EHCI_INTERFACE_DIFF_UNI);
  214. h2_free_reset:
  215. gpio_free(USBH2_RESET);
  216. h2_free_cs:
  217. gpio_free(USBH2_CS);
  218. return err;
  219. }
  220. static struct mxc_usbh_platform_data usbotg_pdata __initdata = {
  221. .init = usbotg_init,
  222. .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
  223. };
  224. static struct mxc_usbh_platform_data usbh2_pdata __initdata = {
  225. .init = usbh2_init,
  226. .portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
  227. };
  228. /* RTC over I2C*/
  229. #define ARMADILLO5X0_RTC_GPIO IOMUX_TO_GPIO(MX31_PIN_SRXD4)
  230. static struct i2c_board_info armadillo5x0_i2c_rtc = {
  231. I2C_BOARD_INFO("s35390a", 0x30),
  232. };
  233. /* GPIO BUTTONS */
  234. static struct gpio_keys_button armadillo5x0_buttons[] = {
  235. {
  236. .code = KEY_ENTER, /*28*/
  237. .gpio = IOMUX_TO_GPIO(MX31_PIN_SCLK0),
  238. .active_low = 1,
  239. .desc = "menu",
  240. .wakeup = 1,
  241. }, {
  242. .code = KEY_BACK, /*158*/
  243. .gpio = IOMUX_TO_GPIO(MX31_PIN_SRST0),
  244. .active_low = 1,
  245. .desc = "back",
  246. .wakeup = 1,
  247. }
  248. };
  249. static const struct gpio_keys_platform_data
  250. armadillo5x0_button_data __initconst = {
  251. .buttons = armadillo5x0_buttons,
  252. .nbuttons = ARRAY_SIZE(armadillo5x0_buttons),
  253. };
  254. /*
  255. * NAND Flash
  256. */
  257. static const struct mxc_nand_platform_data
  258. armadillo5x0_nand_board_info __initconst = {
  259. .width = 1,
  260. .hw_ecc = 1,
  261. };
  262. /*
  263. * MTD NOR Flash
  264. */
  265. static struct mtd_partition armadillo5x0_nor_flash_partitions[] = {
  266. {
  267. .name = "nor.bootloader",
  268. .offset = 0x00000000,
  269. .size = 4*32*1024,
  270. }, {
  271. .name = "nor.kernel",
  272. .offset = MTDPART_OFS_APPEND,
  273. .size = 16*128*1024,
  274. }, {
  275. .name = "nor.userland",
  276. .offset = MTDPART_OFS_APPEND,
  277. .size = 110*128*1024,
  278. }, {
  279. .name = "nor.config",
  280. .offset = MTDPART_OFS_APPEND,
  281. .size = 1*128*1024,
  282. },
  283. };
  284. static const struct physmap_flash_data
  285. armadillo5x0_nor_flash_pdata __initconst = {
  286. .width = 2,
  287. .parts = armadillo5x0_nor_flash_partitions,
  288. .nr_parts = ARRAY_SIZE(armadillo5x0_nor_flash_partitions),
  289. };
  290. static const struct resource armadillo5x0_nor_flash_resource __initconst = {
  291. .flags = IORESOURCE_MEM,
  292. .start = MX31_CS0_BASE_ADDR,
  293. .end = MX31_CS0_BASE_ADDR + SZ_64M - 1,
  294. };
  295. /*
  296. * FB support
  297. */
  298. static const struct fb_videomode fb_modedb[] = {
  299. { /* 640x480 @ 60 Hz */
  300. .name = "CRT-VGA",
  301. .refresh = 60,
  302. .xres = 640,
  303. .yres = 480,
  304. .pixclock = 39721,
  305. .left_margin = 35,
  306. .right_margin = 115,
  307. .upper_margin = 43,
  308. .lower_margin = 1,
  309. .hsync_len = 10,
  310. .vsync_len = 1,
  311. .sync = FB_SYNC_OE_ACT_HIGH,
  312. .vmode = FB_VMODE_NONINTERLACED,
  313. .flag = 0,
  314. }, {/* 800x600 @ 56 Hz */
  315. .name = "CRT-SVGA",
  316. .refresh = 56,
  317. .xres = 800,
  318. .yres = 600,
  319. .pixclock = 30000,
  320. .left_margin = 30,
  321. .right_margin = 108,
  322. .upper_margin = 13,
  323. .lower_margin = 10,
  324. .hsync_len = 10,
  325. .vsync_len = 1,
  326. .sync = FB_SYNC_OE_ACT_HIGH | FB_SYNC_HOR_HIGH_ACT |
  327. FB_SYNC_VERT_HIGH_ACT,
  328. .vmode = FB_VMODE_NONINTERLACED,
  329. .flag = 0,
  330. },
  331. };
  332. static const struct ipu_platform_data mx3_ipu_data __initconst = {
  333. .irq_base = MXC_IPU_IRQ_START,
  334. };
  335. static struct mx3fb_platform_data mx3fb_pdata __initdata = {
  336. .name = "CRT-VGA",
  337. .mode = fb_modedb,
  338. .num_modes = ARRAY_SIZE(fb_modedb),
  339. };
  340. /*
  341. * SDHC 1
  342. * MMC support
  343. */
  344. static int armadillo5x0_sdhc1_get_ro(struct device *dev)
  345. {
  346. return gpio_get_value(IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B));
  347. }
  348. static int armadillo5x0_sdhc1_init(struct device *dev,
  349. irq_handler_t detect_irq, void *data)
  350. {
  351. int ret;
  352. int gpio_det, gpio_wp;
  353. gpio_det = IOMUX_TO_GPIO(MX31_PIN_ATA_DMACK);
  354. gpio_wp = IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B);
  355. ret = gpio_request(gpio_det, "sdhc-card-detect");
  356. if (ret)
  357. return ret;
  358. gpio_direction_input(gpio_det);
  359. ret = gpio_request(gpio_wp, "sdhc-write-protect");
  360. if (ret)
  361. goto err_gpio_free;
  362. gpio_direction_input(gpio_wp);
  363. /* When supported the trigger type have to be BOTH */
  364. ret = request_irq(IOMUX_TO_IRQ(MX31_PIN_ATA_DMACK), detect_irq,
  365. IRQF_DISABLED | IRQF_TRIGGER_FALLING,
  366. "sdhc-detect", data);
  367. if (ret)
  368. goto err_gpio_free_2;
  369. return 0;
  370. err_gpio_free_2:
  371. gpio_free(gpio_wp);
  372. err_gpio_free:
  373. gpio_free(gpio_det);
  374. return ret;
  375. }
  376. static void armadillo5x0_sdhc1_exit(struct device *dev, void *data)
  377. {
  378. free_irq(IOMUX_TO_IRQ(MX31_PIN_ATA_DMACK), data);
  379. gpio_free(IOMUX_TO_GPIO(MX31_PIN_ATA_DMACK));
  380. gpio_free(IOMUX_TO_GPIO(MX31_PIN_ATA_RESET_B));
  381. }
  382. static const struct imxmmc_platform_data sdhc_pdata __initconst = {
  383. .get_ro = armadillo5x0_sdhc1_get_ro,
  384. .init = armadillo5x0_sdhc1_init,
  385. .exit = armadillo5x0_sdhc1_exit,
  386. };
  387. /*
  388. * SMSC 9118
  389. * Network support
  390. */
  391. static struct resource armadillo5x0_smc911x_resources[] = {
  392. {
  393. .start = MX31_CS3_BASE_ADDR,
  394. .end = MX31_CS3_BASE_ADDR + SZ_32M - 1,
  395. .flags = IORESOURCE_MEM,
  396. }, {
  397. .start = IOMUX_TO_IRQ(MX31_PIN_GPIO1_0),
  398. .end = IOMUX_TO_IRQ(MX31_PIN_GPIO1_0),
  399. .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWLEVEL,
  400. },
  401. };
  402. static struct smsc911x_platform_config smsc911x_info = {
  403. .flags = SMSC911X_USE_16BIT,
  404. .irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
  405. .irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
  406. };
  407. static struct platform_device armadillo5x0_smc911x_device = {
  408. .name = "smsc911x",
  409. .id = -1,
  410. .num_resources = ARRAY_SIZE(armadillo5x0_smc911x_resources),
  411. .resource = armadillo5x0_smc911x_resources,
  412. .dev = {
  413. .platform_data = &smsc911x_info,
  414. },
  415. };
  416. /* UART device data */
  417. static const struct imxuart_platform_data uart_pdata __initconst = {
  418. .flags = IMXUART_HAVE_RTSCTS,
  419. };
  420. static struct platform_device *devices[] __initdata = {
  421. &armadillo5x0_smc911x_device,
  422. };
  423. static struct regulator_consumer_supply dummy_supplies[] = {
  424. REGULATOR_SUPPLY("vdd33a", "smsc911x"),
  425. REGULATOR_SUPPLY("vddvario", "smsc911x"),
  426. };
  427. /*
  428. * Perform board specific initializations
  429. */
  430. static void __init armadillo5x0_init(void)
  431. {
  432. imx31_soc_init();
  433. mxc_iomux_setup_multiple_pins(armadillo5x0_pins,
  434. ARRAY_SIZE(armadillo5x0_pins), "armadillo5x0");
  435. regulator_register_fixed(0, dummy_supplies, ARRAY_SIZE(dummy_supplies));
  436. platform_add_devices(devices, ARRAY_SIZE(devices));
  437. imx_add_gpio_keys(&armadillo5x0_button_data);
  438. imx31_add_imx_i2c1(NULL);
  439. /* Register UART */
  440. imx31_add_imx_uart0(&uart_pdata);
  441. imx31_add_imx_uart1(&uart_pdata);
  442. /* SMSC9118 IRQ pin */
  443. gpio_direction_input(MX31_PIN_GPIO1_0);
  444. /* Register SDHC */
  445. imx31_add_mxc_mmc(0, &sdhc_pdata);
  446. /* Register FB */
  447. imx31_add_ipu_core(&mx3_ipu_data);
  448. imx31_add_mx3_sdc_fb(&mx3fb_pdata);
  449. /* Register NOR Flash */
  450. platform_device_register_resndata(NULL, "physmap-flash", -1,
  451. &armadillo5x0_nor_flash_resource, 1,
  452. &armadillo5x0_nor_flash_pdata,
  453. sizeof(armadillo5x0_nor_flash_pdata));
  454. /* Register NAND Flash */
  455. imx31_add_mxc_nand(&armadillo5x0_nand_board_info);
  456. /* set NAND page size to 2k if not configured via boot mode pins */
  457. __raw_writel(__raw_readl(MXC_CCM_RCSR) | (1 << 30), MXC_CCM_RCSR);
  458. /* RTC */
  459. /* Get RTC IRQ and register the chip */
  460. if (gpio_request(ARMADILLO5X0_RTC_GPIO, "rtc") == 0) {
  461. if (gpio_direction_input(ARMADILLO5X0_RTC_GPIO) == 0)
  462. armadillo5x0_i2c_rtc.irq = gpio_to_irq(ARMADILLO5X0_RTC_GPIO);
  463. else
  464. gpio_free(ARMADILLO5X0_RTC_GPIO);
  465. }
  466. if (armadillo5x0_i2c_rtc.irq == 0)
  467. pr_warning("armadillo5x0_init: failed to get RTC IRQ\n");
  468. i2c_register_board_info(1, &armadillo5x0_i2c_rtc, 1);
  469. /* USB */
  470. usbotg_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
  471. ULPI_OTG_DRVVBUS_EXT);
  472. if (usbotg_pdata.otg)
  473. imx31_add_mxc_ehci_otg(&usbotg_pdata);
  474. usbh2_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
  475. ULPI_OTG_DRVVBUS_EXT);
  476. if (usbh2_pdata.otg)
  477. imx31_add_mxc_ehci_hs(2, &usbh2_pdata);
  478. }
  479. static void __init armadillo5x0_timer_init(void)
  480. {
  481. mx31_clocks_init(26000000);
  482. }
  483. static struct sys_timer armadillo5x0_timer = {
  484. .init = armadillo5x0_timer_init,
  485. };
  486. MACHINE_START(ARMADILLO5X0, "Armadillo-500")
  487. /* Maintainer: Alberto Panizzo */
  488. .atag_offset = 0x100,
  489. .map_io = mx31_map_io,
  490. .init_early = imx31_init_early,
  491. .init_irq = mx31_init_irq,
  492. .handle_irq = imx31_handle_irq,
  493. .timer = &armadillo5x0_timer,
  494. .init_machine = armadillo5x0_init,
  495. .restart = mxc_restart,
  496. MACHINE_END