mtip32xx.h 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451
  1. /*
  2. * mtip32xx.h - Header file for the P320 SSD Block Driver
  3. * Copyright (C) 2011 Micron Technology, Inc.
  4. *
  5. * Portions of this code were derived from works subjected to the
  6. * following copyright:
  7. * Copyright (C) 2009 Integrated Device Technology, Inc.
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License, or
  12. * (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. */
  20. #ifndef __MTIP32XX_H__
  21. #define __MTIP32XX_H__
  22. #include <linux/spinlock.h>
  23. #include <linux/rwsem.h>
  24. #include <linux/ata.h>
  25. #include <linux/interrupt.h>
  26. #include <linux/genhd.h>
  27. #include <linux/version.h>
  28. /* Offset of Subsystem Device ID in pci confoguration space */
  29. #define PCI_SUBSYSTEM_DEVICEID 0x2E
  30. /* offset of Device Control register in PCIe extended capabilites space */
  31. #define PCIE_CONFIG_EXT_DEVICE_CONTROL_OFFSET 0x48
  32. /* # of times to retry timed out/failed IOs */
  33. #define MTIP_MAX_RETRIES 2
  34. /* Various timeout values in ms */
  35. #define MTIP_NCQ_COMMAND_TIMEOUT_MS 5000
  36. #define MTIP_IOCTL_COMMAND_TIMEOUT_MS 5000
  37. #define MTIP_INTERNAL_COMMAND_TIMEOUT_MS 5000
  38. /* check for timeouts every 500ms */
  39. #define MTIP_TIMEOUT_CHECK_PERIOD 500
  40. /* ftl rebuild */
  41. #define MTIP_FTL_REBUILD_OFFSET 142
  42. #define MTIP_FTL_REBUILD_MAGIC 0xED51
  43. #define MTIP_FTL_REBUILD_TIMEOUT_MS 2400000
  44. /* Macro to extract the tag bit number from a tag value. */
  45. #define MTIP_TAG_BIT(tag) (tag & 0x1F)
  46. /*
  47. * Macro to extract the tag index from a tag value. The index
  48. * is used to access the correct s_active/Command Issue register based
  49. * on the tag value.
  50. */
  51. #define MTIP_TAG_INDEX(tag) (tag >> 5)
  52. /*
  53. * Maximum number of scatter gather entries
  54. * a single command may have.
  55. */
  56. #define MTIP_MAX_SG 128
  57. /*
  58. * Maximum number of slot groups (Command Issue & s_active registers)
  59. * NOTE: This is the driver maximum; check dd->slot_groups for actual value.
  60. */
  61. #define MTIP_MAX_SLOT_GROUPS 8
  62. /* Internal command tag. */
  63. #define MTIP_TAG_INTERNAL 0
  64. /* Micron Vendor ID & P320x SSD Device ID */
  65. #define PCI_VENDOR_ID_MICRON 0x1344
  66. #define P320_DEVICE_ID 0x5150
  67. /* Driver name and version strings */
  68. #define MTIP_DRV_NAME "mtip32xx"
  69. #define MTIP_DRV_VERSION "1.2.6os3"
  70. /* Maximum number of minor device numbers per device. */
  71. #define MTIP_MAX_MINORS 16
  72. /* Maximum number of supported command slots. */
  73. #define MTIP_MAX_COMMAND_SLOTS (MTIP_MAX_SLOT_GROUPS * 32)
  74. /*
  75. * Per-tag bitfield size in longs.
  76. * Linux bit manipulation functions
  77. * (i.e. test_and_set_bit, find_next_zero_bit)
  78. * manipulate memory in longs, so we try to make the math work.
  79. * take the slot groups and find the number of longs, rounding up.
  80. * Careful! i386 and x86_64 use different size longs!
  81. */
  82. #define U32_PER_LONG (sizeof(long) / sizeof(u32))
  83. #define SLOTBITS_IN_LONGS ((MTIP_MAX_SLOT_GROUPS + \
  84. (U32_PER_LONG-1))/U32_PER_LONG)
  85. /* BAR number used to access the HBA registers. */
  86. #define MTIP_ABAR 5
  87. #ifdef DEBUG
  88. #define dbg_printk(format, arg...) \
  89. printk(pr_fmt(format), ##arg);
  90. #else
  91. #define dbg_printk(format, arg...)
  92. #endif
  93. #define __force_bit2int (unsigned int __force)
  94. /* below are bit numbers in 'flags' defined in mtip_port */
  95. #define MTIP_PF_IC_ACTIVE_BIT 0 /* pio/ioctl */
  96. #define MTIP_PF_EH_ACTIVE_BIT 1 /* error handling */
  97. #define MTIP_PF_SE_ACTIVE_BIT 2 /* secure erase */
  98. #define MTIP_PF_DM_ACTIVE_BIT 3 /* download microcde */
  99. #define MTIP_PF_PAUSE_IO ((1 << MTIP_PF_IC_ACTIVE_BIT) | \
  100. (1 << MTIP_PF_EH_ACTIVE_BIT) | \
  101. (1 << MTIP_PF_SE_ACTIVE_BIT) | \
  102. (1 << MTIP_PF_DM_ACTIVE_BIT))
  103. #define MTIP_PF_SVC_THD_ACTIVE_BIT 4
  104. #define MTIP_PF_ISSUE_CMDS_BIT 5
  105. #define MTIP_PF_REBUILD_BIT 6
  106. #define MTIP_PF_SVC_THD_STOP_BIT 8
  107. /* below are bit numbers in 'dd_flag' defined in driver_data */
  108. #define MTIP_DDF_REMOVE_PENDING_BIT 1
  109. #define MTIP_DDF_OVER_TEMP_BIT 2
  110. #define MTIP_DDF_WRITE_PROTECT_BIT 3
  111. #define MTIP_DDF_STOP_IO ((1 << MTIP_DDF_REMOVE_PENDING_BIT) | \
  112. (1 << MTIP_DDF_OVER_TEMP_BIT) | \
  113. (1 << MTIP_DDF_WRITE_PROTECT_BIT))
  114. #define MTIP_DDF_CLEANUP_BIT 5
  115. #define MTIP_DDF_RESUME_BIT 6
  116. #define MTIP_DDF_INIT_DONE_BIT 7
  117. #define MTIP_DDF_REBUILD_FAILED_BIT 8
  118. __packed struct smart_attr{
  119. u8 attr_id;
  120. u16 flags;
  121. u8 cur;
  122. u8 worst;
  123. u32 data;
  124. u8 res[3];
  125. };
  126. /* Register Frame Information Structure (FIS), host to device. */
  127. struct host_to_dev_fis {
  128. /*
  129. * FIS type.
  130. * - 27h Register FIS, host to device.
  131. * - 34h Register FIS, device to host.
  132. * - 39h DMA Activate FIS, device to host.
  133. * - 41h DMA Setup FIS, bi-directional.
  134. * - 46h Data FIS, bi-directional.
  135. * - 58h BIST Activate FIS, bi-directional.
  136. * - 5Fh PIO Setup FIS, device to host.
  137. * - A1h Set Device Bits FIS, device to host.
  138. */
  139. unsigned char type;
  140. unsigned char opts;
  141. unsigned char command;
  142. unsigned char features;
  143. union {
  144. unsigned char lba_low;
  145. unsigned char sector;
  146. };
  147. union {
  148. unsigned char lba_mid;
  149. unsigned char cyl_low;
  150. };
  151. union {
  152. unsigned char lba_hi;
  153. unsigned char cyl_hi;
  154. };
  155. union {
  156. unsigned char device;
  157. unsigned char head;
  158. };
  159. union {
  160. unsigned char lba_low_ex;
  161. unsigned char sector_ex;
  162. };
  163. union {
  164. unsigned char lba_mid_ex;
  165. unsigned char cyl_low_ex;
  166. };
  167. union {
  168. unsigned char lba_hi_ex;
  169. unsigned char cyl_hi_ex;
  170. };
  171. unsigned char features_ex;
  172. unsigned char sect_count;
  173. unsigned char sect_cnt_ex;
  174. unsigned char res2;
  175. unsigned char control;
  176. unsigned int res3;
  177. };
  178. /* Command header structure. */
  179. struct mtip_cmd_hdr {
  180. /*
  181. * Command options.
  182. * - Bits 31:16 Number of PRD entries.
  183. * - Bits 15:8 Unused in this implementation.
  184. * - Bit 7 Prefetch bit, informs the drive to prefetch PRD entries.
  185. * - Bit 6 Write bit, should be set when writing data to the device.
  186. * - Bit 5 Unused in this implementation.
  187. * - Bits 4:0 Length of the command FIS in DWords (DWord = 4 bytes).
  188. */
  189. unsigned int opts;
  190. /* This field is unsed when using NCQ. */
  191. union {
  192. unsigned int byte_count;
  193. unsigned int status;
  194. };
  195. /*
  196. * Lower 32 bits of the command table address associated with this
  197. * header. The command table addresses must be 128 byte aligned.
  198. */
  199. unsigned int ctba;
  200. /*
  201. * If 64 bit addressing is used this field is the upper 32 bits
  202. * of the command table address associated with this command.
  203. */
  204. unsigned int ctbau;
  205. /* Reserved and unused. */
  206. unsigned int res[4];
  207. };
  208. /* Command scatter gather structure (PRD). */
  209. struct mtip_cmd_sg {
  210. /*
  211. * Low 32 bits of the data buffer address. For P320 this
  212. * address must be 8 byte aligned signified by bits 2:0 being
  213. * set to 0.
  214. */
  215. unsigned int dba;
  216. /*
  217. * When 64 bit addressing is used this field is the upper
  218. * 32 bits of the data buffer address.
  219. */
  220. unsigned int dba_upper;
  221. /* Unused. */
  222. unsigned int reserved;
  223. /*
  224. * Bit 31: interrupt when this data block has been transferred.
  225. * Bits 30..22: reserved
  226. * Bits 21..0: byte count (minus 1). For P320 the byte count must be
  227. * 8 byte aligned signified by bits 2:0 being set to 1.
  228. */
  229. unsigned int info;
  230. };
  231. struct mtip_port;
  232. /* Structure used to describe a command. */
  233. struct mtip_cmd {
  234. struct mtip_cmd_hdr *command_header; /* ptr to command header entry */
  235. dma_addr_t command_header_dma; /* corresponding physical address */
  236. void *command; /* ptr to command table entry */
  237. dma_addr_t command_dma; /* corresponding physical address */
  238. void *comp_data; /* data passed to completion function comp_func() */
  239. /*
  240. * Completion function called by the ISR upon completion of
  241. * a command.
  242. */
  243. void (*comp_func)(struct mtip_port *port,
  244. int tag,
  245. void *data,
  246. int status);
  247. /* Additional callback function that may be called by comp_func() */
  248. void (*async_callback)(void *data, int status);
  249. void *async_data; /* Addl. data passed to async_callback() */
  250. int scatter_ents; /* Number of scatter list entries used */
  251. struct scatterlist sg[MTIP_MAX_SG]; /* Scatter list entries */
  252. int retries; /* The number of retries left for this command. */
  253. int direction; /* Data transfer direction */
  254. unsigned long comp_time; /* command completion time, in jiffies */
  255. atomic_t active; /* declares if this command sent to the drive. */
  256. };
  257. /* Structure used to describe a port. */
  258. struct mtip_port {
  259. /* Pointer back to the driver data for this port. */
  260. struct driver_data *dd;
  261. /*
  262. * Used to determine if the data pointed to by the
  263. * identify field is valid.
  264. */
  265. unsigned long identify_valid;
  266. /* Base address of the memory mapped IO for the port. */
  267. void __iomem *mmio;
  268. /* Array of pointers to the memory mapped s_active registers. */
  269. void __iomem *s_active[MTIP_MAX_SLOT_GROUPS];
  270. /* Array of pointers to the memory mapped completed registers. */
  271. void __iomem *completed[MTIP_MAX_SLOT_GROUPS];
  272. /* Array of pointers to the memory mapped Command Issue registers. */
  273. void __iomem *cmd_issue[MTIP_MAX_SLOT_GROUPS];
  274. /*
  275. * Pointer to the beginning of the command header memory as used
  276. * by the driver.
  277. */
  278. void *command_list;
  279. /*
  280. * Pointer to the beginning of the command header memory as used
  281. * by the DMA.
  282. */
  283. dma_addr_t command_list_dma;
  284. /*
  285. * Pointer to the beginning of the RX FIS memory as used
  286. * by the driver.
  287. */
  288. void *rxfis;
  289. /*
  290. * Pointer to the beginning of the RX FIS memory as used
  291. * by the DMA.
  292. */
  293. dma_addr_t rxfis_dma;
  294. /*
  295. * Pointer to the beginning of the command table memory as used
  296. * by the driver.
  297. */
  298. void *command_table;
  299. /*
  300. * Pointer to the beginning of the command table memory as used
  301. * by the DMA.
  302. */
  303. dma_addr_t command_tbl_dma;
  304. /*
  305. * Pointer to the beginning of the identify data memory as used
  306. * by the driver.
  307. */
  308. u16 *identify;
  309. /*
  310. * Pointer to the beginning of the identify data memory as used
  311. * by the DMA.
  312. */
  313. dma_addr_t identify_dma;
  314. /*
  315. * Pointer to the beginning of a sector buffer that is used
  316. * by the driver when issuing internal commands.
  317. */
  318. u16 *sector_buffer;
  319. /*
  320. * Pointer to the beginning of a sector buffer that is used
  321. * by the DMA when the driver issues internal commands.
  322. */
  323. dma_addr_t sector_buffer_dma;
  324. /*
  325. * Bit significant, used to determine if a command slot has
  326. * been allocated. i.e. the slot is in use. Bits are cleared
  327. * when the command slot and all associated data structures
  328. * are no longer needed.
  329. */
  330. u16 *log_buf;
  331. dma_addr_t log_buf_dma;
  332. u8 *smart_buf;
  333. dma_addr_t smart_buf_dma;
  334. unsigned long allocated[SLOTBITS_IN_LONGS];
  335. /*
  336. * used to queue commands when an internal command is in progress
  337. * or error handling is active
  338. */
  339. unsigned long cmds_to_issue[SLOTBITS_IN_LONGS];
  340. /*
  341. * Array of command slots. Structure includes pointers to the
  342. * command header and command table, and completion function and data
  343. * pointers.
  344. */
  345. struct mtip_cmd commands[MTIP_MAX_COMMAND_SLOTS];
  346. /* Used by mtip_service_thread to wait for an event */
  347. wait_queue_head_t svc_wait;
  348. /*
  349. * indicates the state of the port. Also, helps the service thread
  350. * to determine its action on wake up.
  351. */
  352. unsigned long flags;
  353. /*
  354. * Timer used to complete commands that have been active for too long.
  355. */
  356. struct timer_list cmd_timer;
  357. unsigned long ic_pause_timer;
  358. /*
  359. * Semaphore used to block threads if there are no
  360. * command slots available.
  361. */
  362. struct semaphore cmd_slot;
  363. /* Spinlock for working around command-issue bug. */
  364. spinlock_t cmd_issue_lock;
  365. };
  366. /*
  367. * Driver private data structure.
  368. *
  369. * One structure is allocated per probed device.
  370. */
  371. struct driver_data {
  372. void __iomem *mmio; /* Base address of the HBA registers. */
  373. int major; /* Major device number. */
  374. int instance; /* Instance number. First device probed is 0, ... */
  375. struct gendisk *disk; /* Pointer to our gendisk structure. */
  376. struct pci_dev *pdev; /* Pointer to the PCI device structure. */
  377. struct request_queue *queue; /* Our request queue. */
  378. struct mtip_port *port; /* Pointer to the port data structure. */
  379. /* Tasklet used to process the bottom half of the ISR. */
  380. struct tasklet_struct tasklet;
  381. unsigned product_type; /* magic value declaring the product type */
  382. unsigned slot_groups; /* number of slot groups the product supports */
  383. unsigned long index; /* Index to determine the disk name */
  384. unsigned long dd_flag; /* NOTE: use atomic bit operations on this */
  385. struct task_struct *mtip_svc_handler; /* task_struct of svc thd */
  386. };
  387. #endif