eeh.h 8.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292
  1. /*
  2. * Copyright (C) 2001 Dave Engebretsen & Todd Inglett IBM Corporation.
  3. * Copyright 2001-2012 IBM Corporation.
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; either version 2 of the License, or
  8. * (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
  18. */
  19. #ifndef _POWERPC_EEH_H
  20. #define _POWERPC_EEH_H
  21. #ifdef __KERNEL__
  22. #include <linux/init.h>
  23. #include <linux/list.h>
  24. #include <linux/string.h>
  25. struct pci_dev;
  26. struct pci_bus;
  27. struct device_node;
  28. #ifdef CONFIG_EEH
  29. /*
  30. * The struct is used to trace EEH state for the associated
  31. * PCI device node or PCI device. In future, it might
  32. * represent PE as well so that the EEH device to form
  33. * another tree except the currently existing tree of PCI
  34. * buses and PCI devices
  35. */
  36. #define EEH_MODE_SUPPORTED (1<<0) /* EEH supported on the device */
  37. #define EEH_MODE_NOCHECK (1<<1) /* EEH check should be skipped */
  38. #define EEH_MODE_ISOLATED (1<<2) /* The device has been isolated */
  39. #define EEH_MODE_RECOVERING (1<<3) /* Recovering the device */
  40. #define EEH_MODE_IRQ_DISABLED (1<<4) /* Interrupt disabled */
  41. struct eeh_dev {
  42. int mode; /* EEH mode */
  43. int class_code; /* Class code of the device */
  44. int config_addr; /* Config address */
  45. int pe_config_addr; /* PE config address */
  46. int check_count; /* Times of ignored error */
  47. int freeze_count; /* Times of froze up */
  48. int false_positives; /* Times of reported #ff's */
  49. u32 config_space[16]; /* Saved PCI config space */
  50. struct pci_controller *phb; /* Associated PHB */
  51. struct device_node *dn; /* Associated device node */
  52. struct pci_dev *pdev; /* Associated PCI device */
  53. };
  54. static inline struct device_node *eeh_dev_to_of_node(struct eeh_dev *edev)
  55. {
  56. return edev->dn;
  57. }
  58. static inline struct pci_dev *eeh_dev_to_pci_dev(struct eeh_dev *edev)
  59. {
  60. return edev->pdev;
  61. }
  62. /*
  63. * The struct is used to trace the registered EEH operation
  64. * callback functions. Actually, those operation callback
  65. * functions are heavily platform dependent. That means the
  66. * platform should register its own EEH operation callback
  67. * functions before any EEH further operations.
  68. */
  69. #define EEH_OPT_DISABLE 0 /* EEH disable */
  70. #define EEH_OPT_ENABLE 1 /* EEH enable */
  71. #define EEH_OPT_THAW_MMIO 2 /* MMIO enable */
  72. #define EEH_OPT_THAW_DMA 3 /* DMA enable */
  73. #define EEH_STATE_UNAVAILABLE (1 << 0) /* State unavailable */
  74. #define EEH_STATE_NOT_SUPPORT (1 << 1) /* EEH not supported */
  75. #define EEH_STATE_RESET_ACTIVE (1 << 2) /* Active reset */
  76. #define EEH_STATE_MMIO_ACTIVE (1 << 3) /* Active MMIO */
  77. #define EEH_STATE_DMA_ACTIVE (1 << 4) /* Active DMA */
  78. #define EEH_STATE_MMIO_ENABLED (1 << 5) /* MMIO enabled */
  79. #define EEH_STATE_DMA_ENABLED (1 << 6) /* DMA enabled */
  80. #define EEH_RESET_DEACTIVATE 0 /* Deactivate the PE reset */
  81. #define EEH_RESET_HOT 1 /* Hot reset */
  82. #define EEH_RESET_FUNDAMENTAL 3 /* Fundamental reset */
  83. #define EEH_LOG_TEMP 1 /* EEH temporary error log */
  84. #define EEH_LOG_PERM 2 /* EEH permanent error log */
  85. struct eeh_ops {
  86. char *name;
  87. int (*init)(void);
  88. int (*set_option)(struct device_node *dn, int option);
  89. int (*get_pe_addr)(struct device_node *dn);
  90. int (*get_state)(struct device_node *dn, int *state);
  91. int (*reset)(struct device_node *dn, int option);
  92. int (*wait_state)(struct device_node *dn, int max_wait);
  93. int (*get_log)(struct device_node *dn, int severity, char *drv_log, unsigned long len);
  94. int (*configure_bridge)(struct device_node *dn);
  95. int (*read_config)(struct device_node *dn, int where, int size, u32 *val);
  96. int (*write_config)(struct device_node *dn, int where, int size, u32 val);
  97. };
  98. extern struct eeh_ops *eeh_ops;
  99. extern int eeh_subsystem_enabled;
  100. /*
  101. * Max number of EEH freezes allowed before we consider the device
  102. * to be permanently disabled.
  103. */
  104. #define EEH_MAX_ALLOWED_FREEZES 5
  105. void * __devinit eeh_dev_init(struct device_node *dn, void *data);
  106. void __devinit eeh_dev_phb_init_dynamic(struct pci_controller *phb);
  107. void __init eeh_dev_phb_init(void);
  108. void __init eeh_init(void);
  109. #ifdef CONFIG_PPC_PSERIES
  110. int __init eeh_pseries_init(void);
  111. #endif
  112. int __init eeh_ops_register(struct eeh_ops *ops);
  113. int __exit eeh_ops_unregister(const char *name);
  114. unsigned long eeh_check_failure(const volatile void __iomem *token,
  115. unsigned long val);
  116. int eeh_dn_check_failure(struct device_node *dn, struct pci_dev *dev);
  117. void __init pci_addr_cache_build(void);
  118. void eeh_add_device_tree_early(struct device_node *);
  119. void eeh_add_device_tree_late(struct pci_bus *);
  120. void eeh_remove_bus_device(struct pci_dev *);
  121. /**
  122. * EEH_POSSIBLE_ERROR() -- test for possible MMIO failure.
  123. *
  124. * If this macro yields TRUE, the caller relays to eeh_check_failure()
  125. * which does further tests out of line.
  126. */
  127. #define EEH_POSSIBLE_ERROR(val, type) ((val) == (type)~0 && eeh_subsystem_enabled)
  128. /*
  129. * Reads from a device which has been isolated by EEH will return
  130. * all 1s. This macro gives an all-1s value of the given size (in
  131. * bytes: 1, 2, or 4) for comparing with the result of a read.
  132. */
  133. #define EEH_IO_ERROR_VALUE(size) (~0U >> ((4 - (size)) * 8))
  134. #else /* !CONFIG_EEH */
  135. static inline void *eeh_dev_init(struct device_node *dn, void *data)
  136. {
  137. return NULL;
  138. }
  139. static inline void eeh_dev_phb_init_dynamic(struct pci_controller *phb) { }
  140. static inline void eeh_dev_phb_init(void) { }
  141. static inline void eeh_init(void) { }
  142. #ifdef CONFIG_PPC_PSERIES
  143. static inline int eeh_pseries_init(void)
  144. {
  145. return 0;
  146. }
  147. #endif /* CONFIG_PPC_PSERIES */
  148. static inline unsigned long eeh_check_failure(const volatile void __iomem *token, unsigned long val)
  149. {
  150. return val;
  151. }
  152. static inline int eeh_dn_check_failure(struct device_node *dn, struct pci_dev *dev)
  153. {
  154. return 0;
  155. }
  156. static inline void pci_addr_cache_build(void) { }
  157. static inline void eeh_add_device_tree_early(struct device_node *dn) { }
  158. static inline void eeh_add_device_tree_late(struct pci_bus *bus) { }
  159. static inline void eeh_remove_bus_device(struct pci_dev *dev) { }
  160. #define EEH_POSSIBLE_ERROR(val, type) (0)
  161. #define EEH_IO_ERROR_VALUE(size) (-1UL)
  162. #endif /* CONFIG_EEH */
  163. #ifdef CONFIG_PPC64
  164. /*
  165. * MMIO read/write operations with EEH support.
  166. */
  167. static inline u8 eeh_readb(const volatile void __iomem *addr)
  168. {
  169. u8 val = in_8(addr);
  170. if (EEH_POSSIBLE_ERROR(val, u8))
  171. return eeh_check_failure(addr, val);
  172. return val;
  173. }
  174. static inline u16 eeh_readw(const volatile void __iomem *addr)
  175. {
  176. u16 val = in_le16(addr);
  177. if (EEH_POSSIBLE_ERROR(val, u16))
  178. return eeh_check_failure(addr, val);
  179. return val;
  180. }
  181. static inline u32 eeh_readl(const volatile void __iomem *addr)
  182. {
  183. u32 val = in_le32(addr);
  184. if (EEH_POSSIBLE_ERROR(val, u32))
  185. return eeh_check_failure(addr, val);
  186. return val;
  187. }
  188. static inline u64 eeh_readq(const volatile void __iomem *addr)
  189. {
  190. u64 val = in_le64(addr);
  191. if (EEH_POSSIBLE_ERROR(val, u64))
  192. return eeh_check_failure(addr, val);
  193. return val;
  194. }
  195. static inline u16 eeh_readw_be(const volatile void __iomem *addr)
  196. {
  197. u16 val = in_be16(addr);
  198. if (EEH_POSSIBLE_ERROR(val, u16))
  199. return eeh_check_failure(addr, val);
  200. return val;
  201. }
  202. static inline u32 eeh_readl_be(const volatile void __iomem *addr)
  203. {
  204. u32 val = in_be32(addr);
  205. if (EEH_POSSIBLE_ERROR(val, u32))
  206. return eeh_check_failure(addr, val);
  207. return val;
  208. }
  209. static inline u64 eeh_readq_be(const volatile void __iomem *addr)
  210. {
  211. u64 val = in_be64(addr);
  212. if (EEH_POSSIBLE_ERROR(val, u64))
  213. return eeh_check_failure(addr, val);
  214. return val;
  215. }
  216. static inline void eeh_memcpy_fromio(void *dest, const
  217. volatile void __iomem *src,
  218. unsigned long n)
  219. {
  220. _memcpy_fromio(dest, src, n);
  221. /* Look for ffff's here at dest[n]. Assume that at least 4 bytes
  222. * were copied. Check all four bytes.
  223. */
  224. if (n >= 4 && EEH_POSSIBLE_ERROR(*((u32 *)(dest + n - 4)), u32))
  225. eeh_check_failure(src, *((u32 *)(dest + n - 4)));
  226. }
  227. /* in-string eeh macros */
  228. static inline void eeh_readsb(const volatile void __iomem *addr, void * buf,
  229. int ns)
  230. {
  231. _insb(addr, buf, ns);
  232. if (EEH_POSSIBLE_ERROR((*(((u8*)buf)+ns-1)), u8))
  233. eeh_check_failure(addr, *(u8*)buf);
  234. }
  235. static inline void eeh_readsw(const volatile void __iomem *addr, void * buf,
  236. int ns)
  237. {
  238. _insw(addr, buf, ns);
  239. if (EEH_POSSIBLE_ERROR((*(((u16*)buf)+ns-1)), u16))
  240. eeh_check_failure(addr, *(u16*)buf);
  241. }
  242. static inline void eeh_readsl(const volatile void __iomem *addr, void * buf,
  243. int nl)
  244. {
  245. _insl(addr, buf, nl);
  246. if (EEH_POSSIBLE_ERROR((*(((u32*)buf)+nl-1)), u32))
  247. eeh_check_failure(addr, *(u32*)buf);
  248. }
  249. #endif /* CONFIG_PPC64 */
  250. #endif /* __KERNEL__ */
  251. #endif /* _POWERPC_EEH_H */