pata_imx.c 6.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244
  1. /*
  2. * Freescale iMX PATA driver
  3. *
  4. * Copyright (C) 2011 Arnaud Patard <arnaud.patard@rtp-net.org>
  5. *
  6. * Based on pata_platform - Copyright (C) 2006 - 2007 Paul Mundt
  7. *
  8. * This file is subject to the terms and conditions of the GNU General Public
  9. * License. See the file "COPYING" in the main directory of this archive
  10. * for more details.
  11. *
  12. * TODO:
  13. * - dmaengine support
  14. * - check if timing stuff needed
  15. */
  16. #include <linux/kernel.h>
  17. #include <linux/module.h>
  18. #include <linux/init.h>
  19. #include <linux/blkdev.h>
  20. #include <scsi/scsi_host.h>
  21. #include <linux/ata.h>
  22. #include <linux/libata.h>
  23. #include <linux/platform_device.h>
  24. #include <linux/clk.h>
  25. #define DRV_NAME "pata_imx"
  26. #define PATA_IMX_ATA_CONTROL 0x24
  27. #define PATA_IMX_ATA_CTRL_FIFO_RST_B (1<<7)
  28. #define PATA_IMX_ATA_CTRL_ATA_RST_B (1<<6)
  29. #define PATA_IMX_ATA_CTRL_IORDY_EN (1<<0)
  30. #define PATA_IMX_ATA_INT_EN 0x2C
  31. #define PATA_IMX_ATA_INTR_ATA_INTRQ2 (1<<3)
  32. #define PATA_IMX_DRIVE_DATA 0xA0
  33. #define PATA_IMX_DRIVE_CONTROL 0xD8
  34. struct pata_imx_priv {
  35. struct clk *clk;
  36. /* timings/interrupt/control regs */
  37. u8 *host_regs;
  38. u32 ata_ctl;
  39. };
  40. static int pata_imx_set_mode(struct ata_link *link, struct ata_device **unused)
  41. {
  42. struct ata_device *dev;
  43. struct ata_port *ap = link->ap;
  44. struct pata_imx_priv *priv = ap->host->private_data;
  45. u32 val;
  46. ata_for_each_dev(dev, link, ENABLED) {
  47. dev->pio_mode = dev->xfer_mode = XFER_PIO_0;
  48. dev->xfer_shift = ATA_SHIFT_PIO;
  49. dev->flags |= ATA_DFLAG_PIO;
  50. val = __raw_readl(priv->host_regs + PATA_IMX_ATA_CONTROL);
  51. if (ata_pio_need_iordy(dev))
  52. val |= PATA_IMX_ATA_CTRL_IORDY_EN;
  53. else
  54. val &= ~PATA_IMX_ATA_CTRL_IORDY_EN;
  55. __raw_writel(val, priv->host_regs + PATA_IMX_ATA_CONTROL);
  56. ata_dev_printk(dev, KERN_INFO, "configured for PIO\n");
  57. }
  58. return 0;
  59. }
  60. static struct scsi_host_template pata_imx_sht = {
  61. ATA_PIO_SHT(DRV_NAME),
  62. };
  63. static struct ata_port_operations pata_imx_port_ops = {
  64. .inherits = &ata_sff_port_ops,
  65. .sff_data_xfer = ata_sff_data_xfer_noirq,
  66. .cable_detect = ata_cable_unknown,
  67. .set_mode = pata_imx_set_mode,
  68. };
  69. static void pata_imx_setup_port(struct ata_ioports *ioaddr)
  70. {
  71. /* Fixup the port shift for platforms that need it */
  72. ioaddr->data_addr = ioaddr->cmd_addr + (ATA_REG_DATA << 2);
  73. ioaddr->error_addr = ioaddr->cmd_addr + (ATA_REG_ERR << 2);
  74. ioaddr->feature_addr = ioaddr->cmd_addr + (ATA_REG_FEATURE << 2);
  75. ioaddr->nsect_addr = ioaddr->cmd_addr + (ATA_REG_NSECT << 2);
  76. ioaddr->lbal_addr = ioaddr->cmd_addr + (ATA_REG_LBAL << 2);
  77. ioaddr->lbam_addr = ioaddr->cmd_addr + (ATA_REG_LBAM << 2);
  78. ioaddr->lbah_addr = ioaddr->cmd_addr + (ATA_REG_LBAH << 2);
  79. ioaddr->device_addr = ioaddr->cmd_addr + (ATA_REG_DEVICE << 2);
  80. ioaddr->status_addr = ioaddr->cmd_addr + (ATA_REG_STATUS << 2);
  81. ioaddr->command_addr = ioaddr->cmd_addr + (ATA_REG_CMD << 2);
  82. }
  83. static int __devinit pata_imx_probe(struct platform_device *pdev)
  84. {
  85. struct ata_host *host;
  86. struct ata_port *ap;
  87. struct pata_imx_priv *priv;
  88. int irq = 0;
  89. struct resource *io_res;
  90. io_res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  91. if (io_res == NULL)
  92. return -EINVAL;
  93. irq = platform_get_irq(pdev, 0);
  94. if (irq <= 0)
  95. return -EINVAL;
  96. priv = devm_kzalloc(&pdev->dev,
  97. sizeof(struct pata_imx_priv), GFP_KERNEL);
  98. if (!priv)
  99. return -ENOMEM;
  100. priv->clk = clk_get(&pdev->dev, NULL);
  101. if (IS_ERR(priv->clk)) {
  102. dev_err(&pdev->dev, "Failed to get clock\n");
  103. return PTR_ERR(priv->clk);
  104. }
  105. clk_enable(priv->clk);
  106. host = ata_host_alloc(&pdev->dev, 1);
  107. if (!host)
  108. goto free_priv;
  109. host->private_data = priv;
  110. ap = host->ports[0];
  111. ap->ops = &pata_imx_port_ops;
  112. ap->pio_mask = ATA_PIO0;
  113. ap->flags |= ATA_FLAG_SLAVE_POSS;
  114. priv->host_regs = devm_ioremap(&pdev->dev, io_res->start,
  115. resource_size(io_res));
  116. if (!priv->host_regs) {
  117. dev_err(&pdev->dev, "failed to map IO/CTL base\n");
  118. goto free_priv;
  119. }
  120. ap->ioaddr.cmd_addr = priv->host_regs + PATA_IMX_DRIVE_DATA;
  121. ap->ioaddr.ctl_addr = priv->host_regs + PATA_IMX_DRIVE_CONTROL;
  122. ap->ioaddr.altstatus_addr = ap->ioaddr.ctl_addr;
  123. pata_imx_setup_port(&ap->ioaddr);
  124. ata_port_desc(ap, "cmd 0x%llx ctl 0x%llx",
  125. (unsigned long long)io_res->start + PATA_IMX_DRIVE_DATA,
  126. (unsigned long long)io_res->start + PATA_IMX_DRIVE_CONTROL);
  127. /* deassert resets */
  128. __raw_writel(PATA_IMX_ATA_CTRL_FIFO_RST_B |
  129. PATA_IMX_ATA_CTRL_ATA_RST_B,
  130. priv->host_regs + PATA_IMX_ATA_CONTROL);
  131. /* enable interrupts */
  132. __raw_writel(PATA_IMX_ATA_INTR_ATA_INTRQ2,
  133. priv->host_regs + PATA_IMX_ATA_INT_EN);
  134. /* activate */
  135. return ata_host_activate(host, irq, ata_sff_interrupt, 0,
  136. &pata_imx_sht);
  137. free_priv:
  138. clk_disable(priv->clk);
  139. clk_put(priv->clk);
  140. return -ENOMEM;
  141. }
  142. static int __devexit pata_imx_remove(struct platform_device *pdev)
  143. {
  144. struct ata_host *host = dev_get_drvdata(&pdev->dev);
  145. struct pata_imx_priv *priv = host->private_data;
  146. ata_host_detach(host);
  147. __raw_writel(0, priv->host_regs + PATA_IMX_ATA_INT_EN);
  148. clk_disable(priv->clk);
  149. clk_put(priv->clk);
  150. return 0;
  151. }
  152. #ifdef CONFIG_PM
  153. static int pata_imx_suspend(struct device *dev)
  154. {
  155. struct ata_host *host = dev_get_drvdata(dev);
  156. struct pata_imx_priv *priv = host->private_data;
  157. int ret;
  158. ret = ata_host_suspend(host, PMSG_SUSPEND);
  159. if (!ret) {
  160. __raw_writel(0, priv->host_regs + PATA_IMX_ATA_INT_EN);
  161. priv->ata_ctl =
  162. __raw_readl(priv->host_regs + PATA_IMX_ATA_CONTROL);
  163. clk_disable(priv->clk);
  164. }
  165. return ret;
  166. }
  167. static int pata_imx_resume(struct device *dev)
  168. {
  169. struct ata_host *host = dev_get_drvdata(dev);
  170. struct pata_imx_priv *priv = host->private_data;
  171. clk_enable(priv->clk);
  172. __raw_writel(priv->ata_ctl, priv->host_regs + PATA_IMX_ATA_CONTROL);
  173. __raw_writel(PATA_IMX_ATA_INTR_ATA_INTRQ2,
  174. priv->host_regs + PATA_IMX_ATA_INT_EN);
  175. ata_host_resume(host);
  176. return 0;
  177. }
  178. static const struct dev_pm_ops pata_imx_pm_ops = {
  179. .suspend = pata_imx_suspend,
  180. .resume = pata_imx_resume,
  181. };
  182. #endif
  183. static struct platform_driver pata_imx_driver = {
  184. .probe = pata_imx_probe,
  185. .remove = __devexit_p(pata_imx_remove),
  186. .driver = {
  187. .name = DRV_NAME,
  188. .owner = THIS_MODULE,
  189. #ifdef CONFIG_PM
  190. .pm = &pata_imx_pm_ops,
  191. #endif
  192. },
  193. };
  194. module_platform_driver(pata_imx_driver);
  195. MODULE_AUTHOR("Arnaud Patard <arnaud.patard@rtp-net.org>");
  196. MODULE_DESCRIPTION("low-level driver for iMX PATA");
  197. MODULE_LICENSE("GPL");
  198. MODULE_ALIAS("platform:" DRV_NAME);