rio.h 2.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. /*
  2. * Derived from include/asm-x86/mach-summit/mach_mpparse.h
  3. * and include/asm-x86/mach-default/bios_ebda.h
  4. *
  5. * Author: Laurent Vivier <Laurent.Vivier@bull.net>
  6. */
  7. #ifndef _ASM_X86_RIO_H
  8. #define _ASM_X86_RIO_H
  9. #define RIO_TABLE_VERSION 3
  10. struct rio_table_hdr {
  11. u8 version; /* Version number of this data structure */
  12. u8 num_scal_dev; /* # of Scalability devices */
  13. u8 num_rio_dev; /* # of RIO I/O devices */
  14. } __attribute__((packed));
  15. struct scal_detail {
  16. u8 node_id; /* Scalability Node ID */
  17. u32 CBAR; /* Address of 1MB register space */
  18. u8 port0node; /* Node ID port connected to: 0xFF=None */
  19. u8 port0port; /* Port num port connected to: 0,1,2, or */
  20. /* 0xFF=None */
  21. u8 port1node; /* Node ID port connected to: 0xFF = None */
  22. u8 port1port; /* Port num port connected to: 0,1,2, or */
  23. /* 0xFF=None */
  24. u8 port2node; /* Node ID port connected to: 0xFF = None */
  25. u8 port2port; /* Port num port connected to: 0,1,2, or */
  26. /* 0xFF=None */
  27. u8 chassis_num; /* 1 based Chassis number (1 = boot node) */
  28. } __attribute__((packed));
  29. struct rio_detail {
  30. u8 node_id; /* RIO Node ID */
  31. u32 BBAR; /* Address of 1MB register space */
  32. u8 type; /* Type of device */
  33. u8 owner_id; /* Node ID of Hurricane that owns this */
  34. /* node */
  35. u8 port0node; /* Node ID port connected to: 0xFF=None */
  36. u8 port0port; /* Port num port connected to: 0,1,2, or */
  37. /* 0xFF=None */
  38. u8 port1node; /* Node ID port connected to: 0xFF=None */
  39. u8 port1port; /* Port num port connected to: 0,1,2, or */
  40. /* 0xFF=None */
  41. u8 first_slot; /* Lowest slot number below this Calgary */
  42. u8 status; /* Bit 0 = 1 : the XAPIC is used */
  43. /* = 0 : the XAPIC is not used, ie: */
  44. /* ints fwded to another XAPIC */
  45. /* Bits1:7 Reserved */
  46. u8 WP_index; /* instance index - lower ones have */
  47. /* lower slot numbers/PCI bus numbers */
  48. u8 chassis_num; /* 1 based Chassis number */
  49. } __attribute__((packed));
  50. enum {
  51. HURR_SCALABILTY = 0, /* Hurricane Scalability info */
  52. HURR_RIOIB = 2, /* Hurricane RIOIB info */
  53. COMPAT_CALGARY = 4, /* Compatibility Calgary */
  54. ALT_CALGARY = 5, /* Second Planar Calgary */
  55. };
  56. #endif /* _ASM_X86_RIO_H */