fpga-irq.c 1.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273
  1. /*
  2. * Support for Versatile FPGA-based IRQ controllers
  3. */
  4. #include <linux/irq.h>
  5. #include <linux/io.h>
  6. #include <asm/mach/irq.h>
  7. #include <plat/fpga-irq.h>
  8. #define IRQ_STATUS 0x00
  9. #define IRQ_RAW_STATUS 0x04
  10. #define IRQ_ENABLE_SET 0x08
  11. #define IRQ_ENABLE_CLEAR 0x0c
  12. static void fpga_irq_mask(struct irq_data *d)
  13. {
  14. struct fpga_irq_data *f = irq_data_get_irq_chip_data(d);
  15. u32 mask = 1 << (d->irq - f->irq_start);
  16. writel(mask, f->base + IRQ_ENABLE_CLEAR);
  17. }
  18. static void fpga_irq_unmask(struct irq_data *d)
  19. {
  20. struct fpga_irq_data *f = irq_data_get_irq_chip_data(d);
  21. u32 mask = 1 << (d->irq - f->irq_start);
  22. writel(mask, f->base + IRQ_ENABLE_SET);
  23. }
  24. static void fpga_irq_handle(unsigned int irq, struct irq_desc *desc)
  25. {
  26. struct fpga_irq_data *f = irq_desc_get_handler_data(desc);
  27. u32 status = readl(f->base + IRQ_STATUS);
  28. if (status == 0) {
  29. do_bad_IRQ(irq, desc);
  30. return;
  31. }
  32. do {
  33. irq = ffs(status) - 1;
  34. status &= ~(1 << irq);
  35. generic_handle_irq(irq + f->irq_start);
  36. } while (status);
  37. }
  38. void __init fpga_irq_init(int parent_irq, u32 valid, struct fpga_irq_data *f)
  39. {
  40. unsigned int i;
  41. f->chip.irq_ack = fpga_irq_mask;
  42. f->chip.irq_mask = fpga_irq_mask;
  43. f->chip.irq_unmask = fpga_irq_unmask;
  44. if (parent_irq != -1) {
  45. irq_set_handler_data(parent_irq, f);
  46. irq_set_chained_handler(parent_irq, fpga_irq_handle);
  47. }
  48. for (i = 0; i < 32; i++) {
  49. if (valid & (1 << i)) {
  50. unsigned int irq = f->irq_start + i;
  51. irq_set_chip_data(irq, f);
  52. irq_set_chip_and_handler(irq, &f->chip,
  53. handle_level_irq);
  54. set_irq_flags(irq, IRQF_VALID | IRQF_PROBE);
  55. }
  56. }
  57. }