tlb-v4wb.S 1.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374
  1. /*
  2. * linux/arch/arm/mm/tlbv4wb.S
  3. *
  4. * Copyright (C) 1997-2002 Russell King
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. * ARM architecture version 4 TLB handling functions.
  11. * These assume a split I/D TLBs w/o I TLB entry, with a write buffer.
  12. *
  13. * Processors: SA110 SA1100 SA1110
  14. */
  15. #include <linux/linkage.h>
  16. #include <linux/init.h>
  17. #include <asm/asm-offsets.h>
  18. #include <asm/tlbflush.h>
  19. #include "proc-macros.S"
  20. .align 5
  21. /*
  22. * v4wb_flush_user_tlb_range(start, end, mm)
  23. *
  24. * Invalidate a range of TLB entries in the specified address space.
  25. *
  26. * - start - range start address
  27. * - end - range end address
  28. * - mm - mm_struct describing address space
  29. */
  30. .align 5
  31. ENTRY(v4wb_flush_user_tlb_range)
  32. vma_vm_mm ip, r2
  33. act_mm r3 @ get current->active_mm
  34. eors r3, ip, r3 @ == mm ?
  35. movne pc, lr @ no, we dont do anything
  36. vma_vm_flags r2, r2
  37. mcr p15, 0, r3, c7, c10, 4 @ drain WB
  38. tst r2, #VM_EXEC
  39. mcrne p15, 0, r3, c8, c5, 0 @ invalidate I TLB
  40. bic r0, r0, #0x0ff
  41. bic r0, r0, #0xf00
  42. 1: mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
  43. add r0, r0, #PAGE_SZ
  44. cmp r0, r1
  45. blo 1b
  46. mov pc, lr
  47. /*
  48. * v4_flush_kern_tlb_range(start, end)
  49. *
  50. * Invalidate a range of TLB entries in the specified kernel
  51. * address range.
  52. *
  53. * - start - virtual address (may not be aligned)
  54. * - end - virtual address (may not be aligned)
  55. */
  56. ENTRY(v4wb_flush_kern_tlb_range)
  57. mov r3, #0
  58. mcr p15, 0, r3, c7, c10, 4 @ drain WB
  59. bic r0, r0, #0x0ff
  60. bic r0, r0, #0xf00
  61. mcr p15, 0, r3, c8, c5, 0 @ invalidate I TLB
  62. 1: mcr p15, 0, r0, c8, c6, 1 @ invalidate D TLB entry
  63. add r0, r0, #PAGE_SZ
  64. cmp r0, r1
  65. blo 1b
  66. mov pc, lr
  67. __INITDATA
  68. /* define struct cpu_tlb_fns (see <asm/tlbflush.h> and proc-macros.S) */
  69. define_tlb_functions v4wb, v4wb_tlb_flags