irqs.h 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118
  1. /*
  2. * arch/arm/mach-lpc32xx/include/mach/irqs.h
  3. *
  4. * Author: Kevin Wells <kevin.wells@nxp.com>
  5. *
  6. * Copyright (C) 2010 NXP Semiconductors
  7. *
  8. * This program is free software; you can redistribute it and/or modify
  9. * it under the terms of the GNU General Public License as published by
  10. * the Free Software Foundation; either version 2 of the License, or
  11. * (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. */
  18. #ifndef __ASM_ARM_ARCH_IRQS_H
  19. #define __ASM_ARM_ARCH_IRQS_H
  20. #define LPC32XX_SIC1_IRQ(n) (32 + (n))
  21. #define LPC32XX_SIC2_IRQ(n) (64 + (n))
  22. /*
  23. * MIC interrupts
  24. */
  25. #define IRQ_LPC32XX_SUB1IRQ 0
  26. #define IRQ_LPC32XX_SUB2IRQ 1
  27. #define IRQ_LPC32XX_PWM3 3
  28. #define IRQ_LPC32XX_PWM4 4
  29. #define IRQ_LPC32XX_HSTIMER 5
  30. #define IRQ_LPC32XX_WATCH 6
  31. #define IRQ_LPC32XX_UART_IIR3 7
  32. #define IRQ_LPC32XX_UART_IIR4 8
  33. #define IRQ_LPC32XX_UART_IIR5 9
  34. #define IRQ_LPC32XX_UART_IIR6 10
  35. #define IRQ_LPC32XX_FLASH 11
  36. #define IRQ_LPC32XX_SD1 13
  37. #define IRQ_LPC32XX_LCD 14
  38. #define IRQ_LPC32XX_SD0 15
  39. #define IRQ_LPC32XX_TIMER0 16
  40. #define IRQ_LPC32XX_TIMER1 17
  41. #define IRQ_LPC32XX_TIMER2 18
  42. #define IRQ_LPC32XX_TIMER3 19
  43. #define IRQ_LPC32XX_SSP0 20
  44. #define IRQ_LPC32XX_SSP1 21
  45. #define IRQ_LPC32XX_I2S0 22
  46. #define IRQ_LPC32XX_I2S1 23
  47. #define IRQ_LPC32XX_UART_IIR7 24
  48. #define IRQ_LPC32XX_UART_IIR2 25
  49. #define IRQ_LPC32XX_UART_IIR1 26
  50. #define IRQ_LPC32XX_MSTIMER 27
  51. #define IRQ_LPC32XX_DMA 28
  52. #define IRQ_LPC32XX_ETHERNET 29
  53. #define IRQ_LPC32XX_SUB1FIQ 30
  54. #define IRQ_LPC32XX_SUB2FIQ 31
  55. /*
  56. * SIC1 interrupts start at offset 32
  57. */
  58. #define IRQ_LPC32XX_JTAG_COMM_TX LPC32XX_SIC1_IRQ(1)
  59. #define IRQ_LPC32XX_JTAG_COMM_RX LPC32XX_SIC1_IRQ(2)
  60. #define IRQ_LPC32XX_GPI_28 LPC32XX_SIC1_IRQ(4)
  61. #define IRQ_LPC32XX_TS_P LPC32XX_SIC1_IRQ(6)
  62. #define IRQ_LPC32XX_TS_IRQ LPC32XX_SIC1_IRQ(7)
  63. #define IRQ_LPC32XX_TS_AUX LPC32XX_SIC1_IRQ(8)
  64. #define IRQ_LPC32XX_SPI2 LPC32XX_SIC1_IRQ(12)
  65. #define IRQ_LPC32XX_PLLUSB LPC32XX_SIC1_IRQ(13)
  66. #define IRQ_LPC32XX_PLLHCLK LPC32XX_SIC1_IRQ(14)
  67. #define IRQ_LPC32XX_PLL397 LPC32XX_SIC1_IRQ(17)
  68. #define IRQ_LPC32XX_I2C_2 LPC32XX_SIC1_IRQ(18)
  69. #define IRQ_LPC32XX_I2C_1 LPC32XX_SIC1_IRQ(19)
  70. #define IRQ_LPC32XX_RTC LPC32XX_SIC1_IRQ(20)
  71. #define IRQ_LPC32XX_KEY LPC32XX_SIC1_IRQ(22)
  72. #define IRQ_LPC32XX_SPI1 LPC32XX_SIC1_IRQ(23)
  73. #define IRQ_LPC32XX_SW LPC32XX_SIC1_IRQ(24)
  74. #define IRQ_LPC32XX_USB_OTG_TIMER LPC32XX_SIC1_IRQ(25)
  75. #define IRQ_LPC32XX_USB_OTG_ATX LPC32XX_SIC1_IRQ(26)
  76. #define IRQ_LPC32XX_USB_HOST LPC32XX_SIC1_IRQ(27)
  77. #define IRQ_LPC32XX_USB_DEV_DMA LPC32XX_SIC1_IRQ(28)
  78. #define IRQ_LPC32XX_USB_DEV_LP LPC32XX_SIC1_IRQ(29)
  79. #define IRQ_LPC32XX_USB_DEV_HP LPC32XX_SIC1_IRQ(30)
  80. #define IRQ_LPC32XX_USB_I2C LPC32XX_SIC1_IRQ(31)
  81. /*
  82. * SIC2 interrupts start at offset 64
  83. */
  84. #define IRQ_LPC32XX_GPIO_00 LPC32XX_SIC2_IRQ(0)
  85. #define IRQ_LPC32XX_GPIO_01 LPC32XX_SIC2_IRQ(1)
  86. #define IRQ_LPC32XX_GPIO_02 LPC32XX_SIC2_IRQ(2)
  87. #define IRQ_LPC32XX_GPIO_03 LPC32XX_SIC2_IRQ(3)
  88. #define IRQ_LPC32XX_GPIO_04 LPC32XX_SIC2_IRQ(4)
  89. #define IRQ_LPC32XX_GPIO_05 LPC32XX_SIC2_IRQ(5)
  90. #define IRQ_LPC32XX_SPI2_DATAIN LPC32XX_SIC2_IRQ(6)
  91. #define IRQ_LPC32XX_U2_HCTS LPC32XX_SIC2_IRQ(7)
  92. #define IRQ_LPC32XX_P0_P1_IRQ LPC32XX_SIC2_IRQ(8)
  93. #define IRQ_LPC32XX_GPI_08 LPC32XX_SIC2_IRQ(9)
  94. #define IRQ_LPC32XX_GPI_09 LPC32XX_SIC2_IRQ(10)
  95. #define IRQ_LPC32XX_GPI_19 LPC32XX_SIC2_IRQ(11)
  96. #define IRQ_LPC32XX_U7_HCTS LPC32XX_SIC2_IRQ(12)
  97. #define IRQ_LPC32XX_GPI_07 LPC32XX_SIC2_IRQ(15)
  98. #define IRQ_LPC32XX_SDIO LPC32XX_SIC2_IRQ(18)
  99. #define IRQ_LPC32XX_U5_RX LPC32XX_SIC2_IRQ(19)
  100. #define IRQ_LPC32XX_SPI1_DATAIN LPC32XX_SIC2_IRQ(20)
  101. #define IRQ_LPC32XX_GPI_00 LPC32XX_SIC2_IRQ(22)
  102. #define IRQ_LPC32XX_GPI_01 LPC32XX_SIC2_IRQ(23)
  103. #define IRQ_LPC32XX_GPI_02 LPC32XX_SIC2_IRQ(24)
  104. #define IRQ_LPC32XX_GPI_03 LPC32XX_SIC2_IRQ(25)
  105. #define IRQ_LPC32XX_GPI_04 LPC32XX_SIC2_IRQ(26)
  106. #define IRQ_LPC32XX_GPI_05 LPC32XX_SIC2_IRQ(27)
  107. #define IRQ_LPC32XX_GPI_06 LPC32XX_SIC2_IRQ(28)
  108. #define IRQ_LPC32XX_SYSCLK LPC32XX_SIC2_IRQ(31)
  109. #define NR_IRQS 96
  110. #endif