irqs.h 2.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697
  1. /*
  2. * arch/arm/mach-dove/include/mach/irqs.h
  3. *
  4. * IRQ definitions for Marvell Dove 88AP510 SoC
  5. *
  6. * This file is licensed under the terms of the GNU General Public
  7. * License version 2. This program is licensed "as is" without any
  8. * warranty of any kind, whether express or implied.
  9. */
  10. #ifndef __ASM_ARCH_IRQS_H
  11. #define __ASM_ARCH_IRQS_H
  12. /*
  13. * Dove Low Interrupt Controller
  14. */
  15. #define IRQ_DOVE_BRIDGE 0
  16. #define IRQ_DOVE_H2C 1
  17. #define IRQ_DOVE_C2H 2
  18. #define IRQ_DOVE_NAND 3
  19. #define IRQ_DOVE_PDMA 4
  20. #define IRQ_DOVE_SPI1 5
  21. #define IRQ_DOVE_SPI0 6
  22. #define IRQ_DOVE_UART_0 7
  23. #define IRQ_DOVE_UART_1 8
  24. #define IRQ_DOVE_UART_2 9
  25. #define IRQ_DOVE_UART_3 10
  26. #define IRQ_DOVE_I2C 11
  27. #define IRQ_DOVE_GPIO_0_7 12
  28. #define IRQ_DOVE_GPIO_8_15 13
  29. #define IRQ_DOVE_GPIO_16_23 14
  30. #define IRQ_DOVE_PCIE0_ERR 15
  31. #define IRQ_DOVE_PCIE0 16
  32. #define IRQ_DOVE_PCIE1_ERR 17
  33. #define IRQ_DOVE_PCIE1 18
  34. #define IRQ_DOVE_I2S0 19
  35. #define IRQ_DOVE_I2S0_ERR 20
  36. #define IRQ_DOVE_I2S1 21
  37. #define IRQ_DOVE_I2S1_ERR 22
  38. #define IRQ_DOVE_USB_ERR 23
  39. #define IRQ_DOVE_USB0 24
  40. #define IRQ_DOVE_USB1 25
  41. #define IRQ_DOVE_GE00_RX 26
  42. #define IRQ_DOVE_GE00_TX 27
  43. #define IRQ_DOVE_GE00_MISC 28
  44. #define IRQ_DOVE_GE00_SUM 29
  45. #define IRQ_DOVE_GE00_ERR 30
  46. #define IRQ_DOVE_CRYPTO 31
  47. /*
  48. * Dove High Interrupt Controller
  49. */
  50. #define IRQ_DOVE_AC97 32
  51. #define IRQ_DOVE_PMU 33
  52. #define IRQ_DOVE_CAM 34
  53. #define IRQ_DOVE_SDIO0 35
  54. #define IRQ_DOVE_SDIO1 36
  55. #define IRQ_DOVE_SDIO0_WAKEUP 37
  56. #define IRQ_DOVE_SDIO1_WAKEUP 38
  57. #define IRQ_DOVE_XOR_00 39
  58. #define IRQ_DOVE_XOR_01 40
  59. #define IRQ_DOVE_XOR0_ERR 41
  60. #define IRQ_DOVE_XOR_10 42
  61. #define IRQ_DOVE_XOR_11 43
  62. #define IRQ_DOVE_XOR1_ERR 44
  63. #define IRQ_DOVE_LCD_DCON 45
  64. #define IRQ_DOVE_LCD1 46
  65. #define IRQ_DOVE_LCD0 47
  66. #define IRQ_DOVE_GPU 48
  67. #define IRQ_DOVE_PERFORM_MNTR 49
  68. #define IRQ_DOVE_VPRO_DMA1 51
  69. #define IRQ_DOVE_SSP_TIMER 54
  70. #define IRQ_DOVE_SSP 55
  71. #define IRQ_DOVE_MC_L2_ERR 56
  72. #define IRQ_DOVE_CRYPTO_ERR 59
  73. #define IRQ_DOVE_GPIO_24_31 60
  74. #define IRQ_DOVE_HIGH_GPIO 61
  75. #define IRQ_DOVE_SATA 62
  76. /*
  77. * DOVE General Purpose Pins
  78. */
  79. #define IRQ_DOVE_GPIO_START 64
  80. #define NR_GPIO_IRQS 64
  81. /*
  82. * PMU interrupts
  83. */
  84. #define IRQ_DOVE_PMU_START (IRQ_DOVE_GPIO_START + NR_GPIO_IRQS)
  85. #define NR_PMU_IRQS 7
  86. #define IRQ_DOVE_RTC (IRQ_DOVE_PMU_START + 5)
  87. #define NR_IRQS (IRQ_DOVE_PMU_START + NR_PMU_IRQS)
  88. #endif