txx9aclc.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446
  1. /*
  2. * Generic TXx9 ACLC platform driver
  3. *
  4. * Copyright (C) 2009 Atsushi Nemoto
  5. *
  6. * Based on RBTX49xx patch from CELF patch archive.
  7. * (C) Copyright TOSHIBA CORPORATION 2004-2006
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License version 2 as
  11. * published by the Free Software Foundation.
  12. */
  13. #include <linux/module.h>
  14. #include <linux/init.h>
  15. #include <linux/platform_device.h>
  16. #include <linux/scatterlist.h>
  17. #include <linux/slab.h>
  18. #include <sound/core.h>
  19. #include <sound/pcm.h>
  20. #include <sound/pcm_params.h>
  21. #include <sound/soc.h>
  22. #include "txx9aclc.h"
  23. static struct txx9aclc_soc_device {
  24. struct txx9aclc_dmadata dmadata[2];
  25. } txx9aclc_soc_device;
  26. /* REVISIT: How to find txx9aclc_drvdata from snd_ac97? */
  27. static struct txx9aclc_plat_drvdata *txx9aclc_drvdata;
  28. static int txx9aclc_dma_init(struct txx9aclc_soc_device *dev,
  29. struct txx9aclc_dmadata *dmadata);
  30. static const struct snd_pcm_hardware txx9aclc_pcm_hardware = {
  31. /*
  32. * REVISIT: SNDRV_PCM_INFO_MMAP | SNDRV_PCM_INFO_MMAP_VALID
  33. * needs more works for noncoherent MIPS.
  34. */
  35. .info = SNDRV_PCM_INFO_INTERLEAVED |
  36. SNDRV_PCM_INFO_BATCH |
  37. SNDRV_PCM_INFO_PAUSE,
  38. #ifdef __BIG_ENDIAN
  39. .formats = SNDRV_PCM_FMTBIT_S16_BE,
  40. #else
  41. .formats = SNDRV_PCM_FMTBIT_S16_LE,
  42. #endif
  43. .period_bytes_min = 1024,
  44. .period_bytes_max = 8 * 1024,
  45. .periods_min = 2,
  46. .periods_max = 4096,
  47. .buffer_bytes_max = 32 * 1024,
  48. };
  49. static int txx9aclc_pcm_hw_params(struct snd_pcm_substream *substream,
  50. struct snd_pcm_hw_params *params)
  51. {
  52. struct snd_soc_pcm_runtime *rtd = snd_pcm_substream_chip(substream);
  53. struct snd_pcm_runtime *runtime = substream->runtime;
  54. struct txx9aclc_dmadata *dmadata = runtime->private_data;
  55. int ret;
  56. ret = snd_pcm_lib_malloc_pages(substream, params_buffer_bytes(params));
  57. if (ret < 0)
  58. return ret;
  59. dev_dbg(rtd->platform->dev,
  60. "runtime->dma_area = %#lx dma_addr = %#lx dma_bytes = %zd "
  61. "runtime->min_align %ld\n",
  62. (unsigned long)runtime->dma_area,
  63. (unsigned long)runtime->dma_addr, runtime->dma_bytes,
  64. runtime->min_align);
  65. dev_dbg(rtd->platform->dev,
  66. "periods %d period_bytes %d stream %d\n",
  67. params_periods(params), params_period_bytes(params),
  68. substream->stream);
  69. dmadata->substream = substream;
  70. dmadata->pos = 0;
  71. return 0;
  72. }
  73. static int txx9aclc_pcm_hw_free(struct snd_pcm_substream *substream)
  74. {
  75. return snd_pcm_lib_free_pages(substream);
  76. }
  77. static int txx9aclc_pcm_prepare(struct snd_pcm_substream *substream)
  78. {
  79. struct snd_pcm_runtime *runtime = substream->runtime;
  80. struct txx9aclc_dmadata *dmadata = runtime->private_data;
  81. dmadata->dma_addr = runtime->dma_addr;
  82. dmadata->buffer_bytes = snd_pcm_lib_buffer_bytes(substream);
  83. dmadata->period_bytes = snd_pcm_lib_period_bytes(substream);
  84. if (dmadata->buffer_bytes == dmadata->period_bytes) {
  85. dmadata->frag_bytes = dmadata->period_bytes >> 1;
  86. dmadata->frags = 2;
  87. } else {
  88. dmadata->frag_bytes = dmadata->period_bytes;
  89. dmadata->frags = dmadata->buffer_bytes / dmadata->period_bytes;
  90. }
  91. dmadata->frag_count = 0;
  92. dmadata->pos = 0;
  93. return 0;
  94. }
  95. static void txx9aclc_dma_complete(void *arg)
  96. {
  97. struct txx9aclc_dmadata *dmadata = arg;
  98. unsigned long flags;
  99. /* dma completion handler cannot submit new operations */
  100. spin_lock_irqsave(&dmadata->dma_lock, flags);
  101. if (dmadata->frag_count >= 0) {
  102. dmadata->dmacount--;
  103. BUG_ON(dmadata->dmacount < 0);
  104. tasklet_schedule(&dmadata->tasklet);
  105. }
  106. spin_unlock_irqrestore(&dmadata->dma_lock, flags);
  107. }
  108. static struct dma_async_tx_descriptor *
  109. txx9aclc_dma_submit(struct txx9aclc_dmadata *dmadata, dma_addr_t buf_dma_addr)
  110. {
  111. struct dma_chan *chan = dmadata->dma_chan;
  112. struct dma_async_tx_descriptor *desc;
  113. struct scatterlist sg;
  114. sg_init_table(&sg, 1);
  115. sg_set_page(&sg, pfn_to_page(PFN_DOWN(buf_dma_addr)),
  116. dmadata->frag_bytes, buf_dma_addr & (PAGE_SIZE - 1));
  117. sg_dma_address(&sg) = buf_dma_addr;
  118. desc = dmaengine_prep_slave_sg(chan, &sg, 1,
  119. dmadata->substream->stream == SNDRV_PCM_STREAM_PLAYBACK ?
  120. DMA_MEM_TO_DEV : DMA_DEV_TO_MEM,
  121. DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
  122. if (!desc) {
  123. dev_err(&chan->dev->device, "cannot prepare slave dma\n");
  124. return NULL;
  125. }
  126. desc->callback = txx9aclc_dma_complete;
  127. desc->callback_param = dmadata;
  128. desc->tx_submit(desc);
  129. return desc;
  130. }
  131. #define NR_DMA_CHAIN 2
  132. static void txx9aclc_dma_tasklet(unsigned long data)
  133. {
  134. struct txx9aclc_dmadata *dmadata = (struct txx9aclc_dmadata *)data;
  135. struct dma_chan *chan = dmadata->dma_chan;
  136. struct dma_async_tx_descriptor *desc;
  137. struct snd_pcm_substream *substream = dmadata->substream;
  138. u32 ctlbit = substream->stream == SNDRV_PCM_STREAM_PLAYBACK ?
  139. ACCTL_AUDODMA : ACCTL_AUDIDMA;
  140. int i;
  141. unsigned long flags;
  142. spin_lock_irqsave(&dmadata->dma_lock, flags);
  143. if (dmadata->frag_count < 0) {
  144. struct txx9aclc_plat_drvdata *drvdata = txx9aclc_drvdata;
  145. void __iomem *base = drvdata->base;
  146. spin_unlock_irqrestore(&dmadata->dma_lock, flags);
  147. chan->device->device_control(chan, DMA_TERMINATE_ALL, 0);
  148. /* first time */
  149. for (i = 0; i < NR_DMA_CHAIN; i++) {
  150. desc = txx9aclc_dma_submit(dmadata,
  151. dmadata->dma_addr + i * dmadata->frag_bytes);
  152. if (!desc)
  153. return;
  154. }
  155. dmadata->dmacount = NR_DMA_CHAIN;
  156. chan->device->device_issue_pending(chan);
  157. spin_lock_irqsave(&dmadata->dma_lock, flags);
  158. __raw_writel(ctlbit, base + ACCTLEN);
  159. dmadata->frag_count = NR_DMA_CHAIN % dmadata->frags;
  160. spin_unlock_irqrestore(&dmadata->dma_lock, flags);
  161. return;
  162. }
  163. BUG_ON(dmadata->dmacount >= NR_DMA_CHAIN);
  164. while (dmadata->dmacount < NR_DMA_CHAIN) {
  165. dmadata->dmacount++;
  166. spin_unlock_irqrestore(&dmadata->dma_lock, flags);
  167. desc = txx9aclc_dma_submit(dmadata,
  168. dmadata->dma_addr +
  169. dmadata->frag_count * dmadata->frag_bytes);
  170. if (!desc)
  171. return;
  172. chan->device->device_issue_pending(chan);
  173. spin_lock_irqsave(&dmadata->dma_lock, flags);
  174. dmadata->frag_count++;
  175. dmadata->frag_count %= dmadata->frags;
  176. dmadata->pos += dmadata->frag_bytes;
  177. dmadata->pos %= dmadata->buffer_bytes;
  178. if ((dmadata->frag_count * dmadata->frag_bytes) %
  179. dmadata->period_bytes == 0)
  180. snd_pcm_period_elapsed(substream);
  181. }
  182. spin_unlock_irqrestore(&dmadata->dma_lock, flags);
  183. }
  184. static int txx9aclc_pcm_trigger(struct snd_pcm_substream *substream, int cmd)
  185. {
  186. struct txx9aclc_dmadata *dmadata = substream->runtime->private_data;
  187. struct txx9aclc_plat_drvdata *drvdata =txx9aclc_drvdata;
  188. void __iomem *base = drvdata->base;
  189. unsigned long flags;
  190. int ret = 0;
  191. u32 ctlbit = substream->stream == SNDRV_PCM_STREAM_PLAYBACK ?
  192. ACCTL_AUDODMA : ACCTL_AUDIDMA;
  193. spin_lock_irqsave(&dmadata->dma_lock, flags);
  194. switch (cmd) {
  195. case SNDRV_PCM_TRIGGER_START:
  196. dmadata->frag_count = -1;
  197. tasklet_schedule(&dmadata->tasklet);
  198. break;
  199. case SNDRV_PCM_TRIGGER_STOP:
  200. case SNDRV_PCM_TRIGGER_PAUSE_PUSH:
  201. case SNDRV_PCM_TRIGGER_SUSPEND:
  202. __raw_writel(ctlbit, base + ACCTLDIS);
  203. break;
  204. case SNDRV_PCM_TRIGGER_PAUSE_RELEASE:
  205. case SNDRV_PCM_TRIGGER_RESUME:
  206. __raw_writel(ctlbit, base + ACCTLEN);
  207. break;
  208. default:
  209. ret = -EINVAL;
  210. }
  211. spin_unlock_irqrestore(&dmadata->dma_lock, flags);
  212. return ret;
  213. }
  214. static snd_pcm_uframes_t
  215. txx9aclc_pcm_pointer(struct snd_pcm_substream *substream)
  216. {
  217. struct txx9aclc_dmadata *dmadata = substream->runtime->private_data;
  218. return bytes_to_frames(substream->runtime, dmadata->pos);
  219. }
  220. static int txx9aclc_pcm_open(struct snd_pcm_substream *substream)
  221. {
  222. struct txx9aclc_soc_device *dev = &txx9aclc_soc_device;
  223. struct txx9aclc_dmadata *dmadata = &dev->dmadata[substream->stream];
  224. int ret;
  225. ret = snd_soc_set_runtime_hwparams(substream, &txx9aclc_pcm_hardware);
  226. if (ret)
  227. return ret;
  228. /* ensure that buffer size is a multiple of period size */
  229. ret = snd_pcm_hw_constraint_integer(substream->runtime,
  230. SNDRV_PCM_HW_PARAM_PERIODS);
  231. if (ret < 0)
  232. return ret;
  233. substream->runtime->private_data = dmadata;
  234. return 0;
  235. }
  236. static int txx9aclc_pcm_close(struct snd_pcm_substream *substream)
  237. {
  238. struct txx9aclc_dmadata *dmadata = substream->runtime->private_data;
  239. struct dma_chan *chan = dmadata->dma_chan;
  240. dmadata->frag_count = -1;
  241. chan->device->device_control(chan, DMA_TERMINATE_ALL, 0);
  242. return 0;
  243. }
  244. static struct snd_pcm_ops txx9aclc_pcm_ops = {
  245. .open = txx9aclc_pcm_open,
  246. .close = txx9aclc_pcm_close,
  247. .ioctl = snd_pcm_lib_ioctl,
  248. .hw_params = txx9aclc_pcm_hw_params,
  249. .hw_free = txx9aclc_pcm_hw_free,
  250. .prepare = txx9aclc_pcm_prepare,
  251. .trigger = txx9aclc_pcm_trigger,
  252. .pointer = txx9aclc_pcm_pointer,
  253. };
  254. static void txx9aclc_pcm_free_dma_buffers(struct snd_pcm *pcm)
  255. {
  256. snd_pcm_lib_preallocate_free_for_all(pcm);
  257. }
  258. static int txx9aclc_pcm_new(struct snd_soc_pcm_runtime *rtd)
  259. {
  260. struct snd_card *card = rtd->card->snd_card;
  261. struct snd_soc_dai *dai = rtd->cpu_dai;
  262. struct snd_pcm *pcm = rtd->pcm;
  263. struct platform_device *pdev = to_platform_device(dai->platform->dev);
  264. struct txx9aclc_soc_device *dev;
  265. struct resource *r;
  266. int i;
  267. int ret;
  268. /* at this point onwards the AC97 component has probed and this will be valid */
  269. dev = snd_soc_dai_get_drvdata(dai);
  270. dev->dmadata[0].stream = SNDRV_PCM_STREAM_PLAYBACK;
  271. dev->dmadata[1].stream = SNDRV_PCM_STREAM_CAPTURE;
  272. for (i = 0; i < 2; i++) {
  273. r = platform_get_resource(pdev, IORESOURCE_DMA, i);
  274. if (!r) {
  275. ret = -EBUSY;
  276. goto exit;
  277. }
  278. dev->dmadata[i].dma_res = r;
  279. ret = txx9aclc_dma_init(dev, &dev->dmadata[i]);
  280. if (ret)
  281. goto exit;
  282. }
  283. return snd_pcm_lib_preallocate_pages_for_all(pcm, SNDRV_DMA_TYPE_DEV,
  284. card->dev, 64 * 1024, 4 * 1024 * 1024);
  285. exit:
  286. for (i = 0; i < 2; i++) {
  287. if (dev->dmadata[i].dma_chan)
  288. dma_release_channel(dev->dmadata[i].dma_chan);
  289. dev->dmadata[i].dma_chan = NULL;
  290. }
  291. return ret;
  292. }
  293. static bool filter(struct dma_chan *chan, void *param)
  294. {
  295. struct txx9aclc_dmadata *dmadata = param;
  296. char *devname;
  297. bool found = false;
  298. devname = kasprintf(GFP_KERNEL, "%s.%d", dmadata->dma_res->name,
  299. (int)dmadata->dma_res->start);
  300. if (strcmp(dev_name(chan->device->dev), devname) == 0) {
  301. chan->private = &dmadata->dma_slave;
  302. found = true;
  303. }
  304. kfree(devname);
  305. return found;
  306. }
  307. static int txx9aclc_dma_init(struct txx9aclc_soc_device *dev,
  308. struct txx9aclc_dmadata *dmadata)
  309. {
  310. struct txx9aclc_plat_drvdata *drvdata =txx9aclc_drvdata;
  311. struct txx9dmac_slave *ds = &dmadata->dma_slave;
  312. dma_cap_mask_t mask;
  313. spin_lock_init(&dmadata->dma_lock);
  314. ds->reg_width = sizeof(u32);
  315. if (dmadata->stream == SNDRV_PCM_STREAM_PLAYBACK) {
  316. ds->tx_reg = drvdata->physbase + ACAUDODAT;
  317. ds->rx_reg = 0;
  318. } else {
  319. ds->tx_reg = 0;
  320. ds->rx_reg = drvdata->physbase + ACAUDIDAT;
  321. }
  322. /* Try to grab a DMA channel */
  323. dma_cap_zero(mask);
  324. dma_cap_set(DMA_SLAVE, mask);
  325. dmadata->dma_chan = dma_request_channel(mask, filter, dmadata);
  326. if (!dmadata->dma_chan) {
  327. printk(KERN_ERR
  328. "DMA channel for %s is not available\n",
  329. dmadata->stream == SNDRV_PCM_STREAM_PLAYBACK ?
  330. "playback" : "capture");
  331. return -EBUSY;
  332. }
  333. tasklet_init(&dmadata->tasklet, txx9aclc_dma_tasklet,
  334. (unsigned long)dmadata);
  335. return 0;
  336. }
  337. static int txx9aclc_pcm_probe(struct snd_soc_platform *platform)
  338. {
  339. snd_soc_platform_set_drvdata(platform, &txx9aclc_soc_device);
  340. return 0;
  341. }
  342. static int txx9aclc_pcm_remove(struct snd_soc_platform *platform)
  343. {
  344. struct txx9aclc_soc_device *dev = snd_soc_platform_get_drvdata(platform);
  345. struct txx9aclc_plat_drvdata *drvdata = txx9aclc_drvdata;
  346. void __iomem *base = drvdata->base;
  347. int i;
  348. /* disable all FIFO DMAs */
  349. __raw_writel(ACCTL_AUDODMA | ACCTL_AUDIDMA, base + ACCTLDIS);
  350. /* dummy R/W to clear pending DMAREQ if any */
  351. __raw_writel(__raw_readl(base + ACAUDIDAT), base + ACAUDODAT);
  352. for (i = 0; i < 2; i++) {
  353. struct txx9aclc_dmadata *dmadata = &dev->dmadata[i];
  354. struct dma_chan *chan = dmadata->dma_chan;
  355. if (chan) {
  356. dmadata->frag_count = -1;
  357. chan->device->device_control(chan,
  358. DMA_TERMINATE_ALL, 0);
  359. dma_release_channel(chan);
  360. }
  361. dev->dmadata[i].dma_chan = NULL;
  362. }
  363. return 0;
  364. }
  365. static struct snd_soc_platform_driver txx9aclc_soc_platform = {
  366. .probe = txx9aclc_pcm_probe,
  367. .remove = txx9aclc_pcm_remove,
  368. .ops = &txx9aclc_pcm_ops,
  369. .pcm_new = txx9aclc_pcm_new,
  370. .pcm_free = txx9aclc_pcm_free_dma_buffers,
  371. };
  372. static int __devinit txx9aclc_soc_platform_probe(struct platform_device *pdev)
  373. {
  374. return snd_soc_register_platform(&pdev->dev, &txx9aclc_soc_platform);
  375. }
  376. static int __devexit txx9aclc_soc_platform_remove(struct platform_device *pdev)
  377. {
  378. snd_soc_unregister_platform(&pdev->dev);
  379. return 0;
  380. }
  381. static struct platform_driver txx9aclc_pcm_driver = {
  382. .driver = {
  383. .name = "txx9aclc-pcm-audio",
  384. .owner = THIS_MODULE,
  385. },
  386. .probe = txx9aclc_soc_platform_probe,
  387. .remove = __devexit_p(txx9aclc_soc_platform_remove),
  388. };
  389. module_platform_driver(txx9aclc_pcm_driver);
  390. MODULE_AUTHOR("Atsushi Nemoto <anemo@mba.ocn.ne.jp>");
  391. MODULE_DESCRIPTION("TXx9 ACLC Audio DMA driver");
  392. MODULE_LICENSE("GPL");