ohci-octeon.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215
  1. /*
  2. * EHCI HCD glue for Cavium Octeon II SOCs.
  3. *
  4. * Loosely based on ehci-au1xxx.c
  5. *
  6. * This file is subject to the terms and conditions of the GNU General Public
  7. * License. See the file "COPYING" in the main directory of this archive
  8. * for more details.
  9. *
  10. * Copyright (C) 2010 Cavium Networks
  11. *
  12. */
  13. #include <linux/platform_device.h>
  14. #include <asm/octeon/octeon.h>
  15. #include <asm/octeon/cvmx-uctlx-defs.h>
  16. #define OCTEON_OHCI_HCD_NAME "octeon-ohci"
  17. /* Common clock init code. */
  18. void octeon2_usb_clocks_start(void);
  19. void octeon2_usb_clocks_stop(void);
  20. static void ohci_octeon_hw_start(void)
  21. {
  22. union cvmx_uctlx_ohci_ctl ohci_ctl;
  23. octeon2_usb_clocks_start();
  24. ohci_ctl.u64 = cvmx_read_csr(CVMX_UCTLX_OHCI_CTL(0));
  25. ohci_ctl.s.l2c_addr_msb = 0;
  26. ohci_ctl.s.l2c_buff_emod = 1; /* Byte swapped. */
  27. ohci_ctl.s.l2c_desc_emod = 1; /* Byte swapped. */
  28. cvmx_write_csr(CVMX_UCTLX_OHCI_CTL(0), ohci_ctl.u64);
  29. }
  30. static void ohci_octeon_hw_stop(void)
  31. {
  32. /* Undo ohci_octeon_start() */
  33. octeon2_usb_clocks_stop();
  34. }
  35. static int __devinit ohci_octeon_start(struct usb_hcd *hcd)
  36. {
  37. struct ohci_hcd *ohci = hcd_to_ohci(hcd);
  38. int ret;
  39. ret = ohci_init(ohci);
  40. if (ret < 0)
  41. return ret;
  42. ret = ohci_run(ohci);
  43. if (ret < 0) {
  44. ohci_err(ohci, "can't start %s", hcd->self.bus_name);
  45. ohci_stop(hcd);
  46. return ret;
  47. }
  48. return 0;
  49. }
  50. static const struct hc_driver ohci_octeon_hc_driver = {
  51. .description = hcd_name,
  52. .product_desc = "Octeon OHCI",
  53. .hcd_priv_size = sizeof(struct ohci_hcd),
  54. /*
  55. * generic hardware linkage
  56. */
  57. .irq = ohci_irq,
  58. .flags = HCD_USB11 | HCD_MEMORY,
  59. /*
  60. * basic lifecycle operations
  61. */
  62. .start = ohci_octeon_start,
  63. .stop = ohci_stop,
  64. .shutdown = ohci_shutdown,
  65. /*
  66. * managing i/o requests and associated device resources
  67. */
  68. .urb_enqueue = ohci_urb_enqueue,
  69. .urb_dequeue = ohci_urb_dequeue,
  70. .endpoint_disable = ohci_endpoint_disable,
  71. /*
  72. * scheduling support
  73. */
  74. .get_frame_number = ohci_get_frame,
  75. /*
  76. * root hub support
  77. */
  78. .hub_status_data = ohci_hub_status_data,
  79. .hub_control = ohci_hub_control,
  80. .start_port_reset = ohci_start_port_reset,
  81. };
  82. static int ohci_octeon_drv_probe(struct platform_device *pdev)
  83. {
  84. struct usb_hcd *hcd;
  85. struct ohci_hcd *ohci;
  86. void *reg_base;
  87. struct resource *res_mem;
  88. int irq;
  89. int ret;
  90. if (usb_disabled())
  91. return -ENODEV;
  92. irq = platform_get_irq(pdev, 0);
  93. if (irq < 0) {
  94. dev_err(&pdev->dev, "No irq assigned\n");
  95. return -ENODEV;
  96. }
  97. res_mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  98. if (res_mem == NULL) {
  99. dev_err(&pdev->dev, "No register space assigned\n");
  100. return -ENODEV;
  101. }
  102. /* Ohci is a 32-bit device. */
  103. pdev->dev.coherent_dma_mask = DMA_BIT_MASK(32);
  104. pdev->dev.dma_mask = &pdev->dev.coherent_dma_mask;
  105. hcd = usb_create_hcd(&ohci_octeon_hc_driver, &pdev->dev, "octeon");
  106. if (!hcd)
  107. return -ENOMEM;
  108. hcd->rsrc_start = res_mem->start;
  109. hcd->rsrc_len = resource_size(res_mem);
  110. if (!request_mem_region(hcd->rsrc_start, hcd->rsrc_len,
  111. OCTEON_OHCI_HCD_NAME)) {
  112. dev_err(&pdev->dev, "request_mem_region failed\n");
  113. ret = -EBUSY;
  114. goto err1;
  115. }
  116. reg_base = ioremap(hcd->rsrc_start, hcd->rsrc_len);
  117. if (!reg_base) {
  118. dev_err(&pdev->dev, "ioremap failed\n");
  119. ret = -ENOMEM;
  120. goto err2;
  121. }
  122. ohci_octeon_hw_start();
  123. hcd->regs = reg_base;
  124. ohci = hcd_to_ohci(hcd);
  125. /* Octeon OHCI matches CPU endianness. */
  126. #ifdef __BIG_ENDIAN
  127. ohci->flags |= OHCI_QUIRK_BE_MMIO;
  128. #endif
  129. ohci_hcd_init(ohci);
  130. ret = usb_add_hcd(hcd, irq, IRQF_SHARED);
  131. if (ret) {
  132. dev_dbg(&pdev->dev, "failed to add hcd with err %d\n", ret);
  133. goto err3;
  134. }
  135. platform_set_drvdata(pdev, hcd);
  136. return 0;
  137. err3:
  138. ohci_octeon_hw_stop();
  139. iounmap(hcd->regs);
  140. err2:
  141. release_mem_region(hcd->rsrc_start, hcd->rsrc_len);
  142. err1:
  143. usb_put_hcd(hcd);
  144. return ret;
  145. }
  146. static int ohci_octeon_drv_remove(struct platform_device *pdev)
  147. {
  148. struct usb_hcd *hcd = platform_get_drvdata(pdev);
  149. usb_remove_hcd(hcd);
  150. ohci_octeon_hw_stop();
  151. iounmap(hcd->regs);
  152. release_mem_region(hcd->rsrc_start, hcd->rsrc_len);
  153. usb_put_hcd(hcd);
  154. platform_set_drvdata(pdev, NULL);
  155. return 0;
  156. }
  157. static struct platform_driver ohci_octeon_driver = {
  158. .probe = ohci_octeon_drv_probe,
  159. .remove = ohci_octeon_drv_remove,
  160. .shutdown = usb_hcd_platform_shutdown,
  161. .driver = {
  162. .name = OCTEON_OHCI_HCD_NAME,
  163. .owner = THIS_MODULE,
  164. }
  165. };
  166. MODULE_ALIAS("platform:" OCTEON_OHCI_HCD_NAME);